Medeiros et al., 2012 - Google Patents
FPGA-based architecture to speed-up scientific computation in seismic applicationsMedeiros et al., 2012
View PDF- Document ID
- 434066898408488568
- Author
- Medeiros V
- Rocha R
- Ferreira A
- Barbosa J
- Silva-Filho A
- De Lima M
- Grosser T
- Rosenstiel W
- Publication year
- Publication venue
- International Journal of High Performance Systems Architecture
External Links
Snippet
Hardware accelerators like GPGPUs and FPGAs have been used as an alternative to conventional CPU architectures in scientific computing applications and have shown considerable speed-ups on them. In this context, this work presents an FPGA-based solution …
- 238000004422 calculation algorithm 0 abstract description 38
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01V—GEOPHYSICS; GRAVITATIONAL MEASUREMENTS; DETECTING MASSES OR OBJECTS
- G01V1/00—Seismology; Seismic or acoustic prospecting or detecting
- G01V1/28—Processing seismic data, e.g. analysis, for interpretation, for correction
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01V—GEOPHYSICS; GRAVITATIONAL MEASUREMENTS; DETECTING MASSES OR OBJECTS
- G01V2210/00—Details of seismic processing or analysis
- G01V2210/60—Analysis
- G01V2210/67—Wave propagation modeling
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Breuer et al. | Sustained petascale performance of seismic simulations with SeisSol on SuperMUC | |
| Markall et al. | Finite element assembly strategies on multi‐core and many‐core architectures | |
| Brodtkorb et al. | State‐of‐the‐art in heterogeneous computing | |
| Araya-Polo et al. | Assessing accelerator-based HPC reverse time migration | |
| Komatitsch et al. | High-order finite-element seismic wave propagation modeling with MPI on a large GPU cluster | |
| Komatitsch et al. | Porting a high-order finite-element earthquake modeling application to NVIDIA graphics cards using CUDA | |
| Lindtjorn et al. | Beyond traditional microprocessors for geoscience high-performance computing applications | |
| Yuan et al. | FUNWAVE‐GPU: Multiple‐GPU acceleration of a Boussinesq‐type wave model | |
| Clapp et al. | Selecting the right hardware for reverse time migration | |
| Wang et al. | Compute-capable block RAMs for efficient deep learning acceleration on FPGAs | |
| EP3039458B1 (en) | Unified application framework for finite-difference modeling | |
| Raghavan et al. | A fast and scalable FPGA-based parallel processing architecture for K-means clustering for big data analysis | |
| Arora et al. | CoMeFa: Deploying compute-in-memory on FPGAs for deep learning acceleration | |
| Fu et al. | Scaling reverse time migration performance through reconfigurable dataflow engines | |
| Mu et al. | Accelerating the discontinuous Galerkin method for seismic wave propagation simulations using the graphic processing unit (GPU)—single-GPU implementation | |
| Akbudak et al. | Asynchronous computations for solving the acoustic wave propagation equation | |
| Simpson et al. | Challenges in GPU-accelerated nonlinear dynamic analysis for structural systems | |
| Fu et al. | Eliminating the memory bottleneck: an FPGA-based solution for 3D reverse time migration | |
| Miro | FPGA-Based Accelerators for Convolutional Neural Networks on Embedded Devices | |
| Nakata et al. | Acceleration of computation speed for elastic wave simulation using a Graphic Processing Unit | |
| Serpa et al. | Energy efficiency and portability of oil and gas simulations on multicore and graphics processing unit architectures | |
| Calandra et al. | Evaluation of successive CPUs/APUs/GPUs based on an OpenCL finite difference stencil | |
| Medeiros et al. | High performance implementation of RTM seismic modeling on FPGAs: Architecture, arithmetic and power issues | |
| Medeiros et al. | FPGA-based architecture to speed-up scientific computation in seismic applications | |
| Nemeth et al. | An implementation of the acoustic wave equation on FPGAs |