Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP2587011B2 - High frequency signal line forming member - Google Patents
[go: Go Back, main page]

JP2587011B2 - High frequency signal line forming member - Google Patents

High frequency signal line forming member

Info

Publication number
JP2587011B2
JP2587011B2 JP62256818A JP25681887A JP2587011B2 JP 2587011 B2 JP2587011 B2 JP 2587011B2 JP 62256818 A JP62256818 A JP 62256818A JP 25681887 A JP25681887 A JP 25681887A JP 2587011 B2 JP2587011 B2 JP 2587011B2
Authority
JP
Japan
Prior art keywords
signal line
insulator
base
forming member
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP62256818A
Other languages
Japanese (ja)
Other versions
JPH0198249A (en
Inventor
秀安 岡澤
文雄 宮川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP62256818A priority Critical patent/JP2587011B2/en
Publication of JPH0198249A publication Critical patent/JPH0198249A/en
Application granted granted Critical
Publication of JP2587011B2 publication Critical patent/JP2587011B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Waveguides (AREA)

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、パッケージ、基板等の電子部品用基体(以
下、単に基体という。)外部に露出した信号線路を、高
周波信号を伝える信号線路に形成する高周波用信号線路
形成部材(以下、単に形成部材という。)に関する。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field] The present invention relates to a signal line exposed to the outside of a base for electronic components (hereinafter simply referred to as a base) such as a package and a substrate, as a signal line for transmitting a high-frequency signal. The present invention relates to a high-frequency signal line forming member to be formed (hereinafter, simply referred to as a forming member).

[従来の技術] 従来の高周波素子を収納、搭載するセラミックのパッ
ケージ、基板等の基体に備えた高周波信号を伝える信号
線路として、以下に説明するものがある。
2. Description of the Related Art As a conventional signal line for transmitting a high-frequency signal provided on a base such as a ceramic package or a substrate for accommodating and mounting a high-frequency element, there is a signal line described below.

即ち、基体を構成するセラミック等の絶縁体内部やそ
の表面に、タングステンメタライズ層等の高周波信号を
伝える信号線路を備えるとともに、該信号線路周囲の絶
縁体の内部やその表面に、グランドに電気的に導通する
タングステンメタライズ等の導体を充填したヴィアホー
ルやタングステンメタライズ層等の導体層を備えたもの
である。
That is, a signal line for transmitting a high-frequency signal such as a tungsten metallized layer is provided inside or on the surface of an insulator such as a ceramic constituting the base, and is electrically connected to the ground inside or on the surface of the insulator around the signal line. And a conductor layer such as a tungsten metallized layer filled with a via hole filled with a conductor such as tungsten metallized.

この信号線路においては、上記高周波信号を伝える信
号線路周囲のグランドに電気的に導通する導体を充填し
たヴィアホールや導体層が、メタルウォールや疑似メタ
ルウォールを形成して、上記信号線路を伝わる高周波信
号がその外部に漏洩するのを防止する。
In this signal line, via holes or conductor layers filled with conductors electrically conductive to the ground around the signal line transmitting the high-frequency signal form a metal wall or pseudo metal wall, and the high-frequency signal transmitted through the signal line is formed. Prevents signals from leaking out.

[発明が解決しようとする問題点] ところで、上述従来の基体内部に備えた高周波信号を
伝える信号線路は、その表面に信号線路の表面抵抗値を
下げるための金めっき等のめっきを施せずに、タングス
テンメタライズ等の導体抵抗値の高い部材のみで構成さ
れていて、該信号線路を用いて高周波信号を伝えた場合
に、その導体損失が大きく、高周波信号を効率良く伝え
ることができなかった。
[Problems to be Solved by the Invention] By the way, the above-mentioned conventional signal line for transmitting a high-frequency signal provided inside the base body does not have its surface plated with gold or the like for reducing the surface resistance of the signal line. When a high-frequency signal is transmitted using the signal line, the conductor loss is large, and the high-frequency signal cannot be transmitted efficiently.

なお、従来より、一部の基体においては、該基体を構
成する絶縁体に低温焼成可能なセラミックを用いるとと
もに、該セラミックの絶縁体内部やその表面に備えた信
号線路に、導体抵抗値の低い貴金属を用いた、基体内部
に備えた信号線路が、高周波信号を、その導体損失を少
なく抑えて、効率良く伝えるものがある。
Heretofore, in some bases, a low-temperature sinterable ceramic has been used as an insulator constituting the base, and a signal line having a low conductor resistance value has been provided inside the insulator of the ceramic and a signal line provided on the surface thereof. There is a signal line using a noble metal and provided inside a base, which efficiently transmits a high-frequency signal with a small conductor loss.

しかしながら、この基体においては、その基体外部に
露出した貴金属を用いて形成した信号線路に、リードや
半導体素子等の電子部品を十分な機械的強度や電気的信
頼性を持たせて接続することは現在の技術を以ては不可
能であり、かかる基体を用いては、高信頼性の半導体装
置等を形成できなかった。
However, in this base, it is not possible to connect electronic components such as leads and semiconductor elements with sufficient mechanical strength and electrical reliability to a signal line formed using a noble metal exposed outside the base. It is impossible with the current technology, and a highly reliable semiconductor device or the like cannot be formed using such a base.

そこで、本発明者は、鋭意研究の結果、基体を構成す
る絶縁体内部に備える信号線路を基体外部に露出させた
状態で形成して、該露出させた線路表面に信号線路表面
の導体抵抗値を下げるための金めっき等を施した後、該
線路を、メタルウォールや疑似メタルウォール形成用の
グランドに電気的に導通させた導体層または導体を充填
したヴィアホール等を備えた絶縁体で覆って、基体の絶
縁体内部に信号線路を形成すれば、基体内部に導体損失
を少なく抑えた信号線路を容易に形成でき、しかも基体
の信号線路を、通常通り、リードや電子部品を十分な機
械的強度と電気的信頼性を持たせて接続可能なタングス
テンメタライズ層等で形成できることに想到した。
Therefore, as a result of earnest research, the present inventor has formed a signal line provided inside an insulator constituting a base in a state where the signal line is exposed to the outside of the base, and provided a conductor resistance value of the signal line surface on the exposed line surface. After that, the line is covered with an insulator provided with a conductor layer electrically conductive to a ground for forming a metal wall or a pseudo metal wall, or a via hole filled with a conductor, or the like. Therefore, if the signal line is formed inside the insulator of the base, the signal line with reduced conductor loss can be easily formed inside the base. It has been conceived that it can be formed by a tungsten metallized layer or the like which can be connected with high mechanical strength and electrical reliability.

即ち、本発明の目的は、絶縁体内部に備える高周波信
号を伝える信号線路の導体損失を少なく抑えることがで
き、しかも信号線路にリードや電子部品を十分な機械的
強度と電気的信頼性を持たせて接続できるタングステン
メタライズ層等を用いることが可能な、基体内部に信号
線路を形成するための形成部材を提供することにある。
That is, an object of the present invention is to reduce the conductor loss of a signal line for transmitting a high-frequency signal provided inside an insulator, and to provide a signal line with sufficient mechanical strength and electrical reliability by providing leads and electronic components. It is an object of the present invention to provide a forming member for forming a signal line inside a base, which can use a tungsten metallized layer or the like that can be connected by being connected.

[問題点を解決するための手段] 上記目的を達成するために、本発明の第1の形成部材
は、電子部品用基体の信号線路が露出した表面部分に搭
載して該基体の表面部分に露出した信号線路を覆うため
の絶縁体と、該絶縁体に設けたメタルウォール形成用の
導体層、又は前記絶縁体に設けた疑似メタルウォール形
成用の導体を充填したヴィアホールとからなり、前記絶
縁体を前記基体の信号線路が露出した表面部分に搭載し
て、該基体の表面部分に露出した信号線路を前記絶縁体
で覆った状態において、前記基体の表面部分に露出した
信号線路の側部周囲を信号線路と所定間隔あけて前記導
体層又はヴィアホールで囲むことが可能なように、か
つ、前記導体層又はヴィアホールを前記基体に備えられ
たグランドに電気的に接続可能なように、前記導体層又
はヴィアホールを前記絶縁体に配設してなることを特徴
としている。
[Means for Solving the Problems] In order to achieve the above object, a first forming member of the present invention is mounted on a surface portion of a substrate for an electronic component where a signal line is exposed, and is mounted on a surface portion of the substrate. An insulator for covering the exposed signal line, and a conductor layer for forming a metal wall provided on the insulator, or a via hole filled with a conductor for forming a pseudo metal wall provided on the insulator; An insulator is mounted on the surface of the base where the signal line is exposed, and the signal line exposed on the surface of the base is covered with the insulator, and the side of the signal line exposed on the surface of the base is covered with the insulator. So that the conductor layer or the via hole can be surrounded by the conductor layer or the via hole at a predetermined interval from the signal line, and the conductor layer or the via hole can be electrically connected to the ground provided in the base. ,Before It is characterized in that the conductor layer or the via hole is provided in the insulator.

本発明の第2の形成部材は、電子部品用基体から突出
した信号線路の周囲に嵌挿して該基体から突出した信号
線路を覆うための絶縁体と、該絶縁体に設けたメタルウ
ォール形成用の導体層、又は前記絶縁体に設けた疑似メ
タルウォール形成用の導体を充填したヴィアホールとか
らなり、前記絶縁体を前記基体から突出した信号線路の
周囲に嵌挿して、該基体から突出した信号線路を前記絶
縁体で覆った状態において、前記基体から突出した信号
線路の側部周囲を信号線路と所定間隔あけて前記導体層
又はヴィアホールで囲むことが可能なように、かつ、前
記導体層又はヴィアホールを前記基体に備えられたグラ
ンドに電気的に接続可能なように、前記導体層又はヴィ
アホールを前記絶縁体に配設してなることを特徴として
いる。
A second forming member according to the present invention includes: an insulator that is fitted around a signal line protruding from the electronic component base to cover the signal line protruding from the base; and an insulator for forming a metal wall provided on the insulator. And a via hole filled with a conductor for forming a pseudo metal wall provided on the insulator, and the insulator was inserted around a signal line protruding from the base to protrude from the base. In a state where the signal line is covered with the insulator, the periphery of the side of the signal line protruding from the base can be surrounded by the conductor layer or via hole at a predetermined interval from the signal line, and the conductor The invention is characterized in that the conductor layer or the via hole is provided in the insulator so that the layer or the via hole can be electrically connected to the ground provided in the base.

[作用] 本発明の第1の形成部材においては、基体の高周波信
号を伝える信号線路が露出した表面部分に絶縁体を搭載
して、該絶縁体で基体の表面部分に露出した信号線路を
覆うことができる。そして、絶縁体に設けられたメタル
ウォール形成用の導体層、又は絶縁体に設けられた疑似
メタルウォール形成用の導体を充填したヴィアホール
を、基体の表面部分に露出した信号線路の側部周囲を信
号線路と所定間隔あけて囲むように配設できる。それと
共に、絶縁体に設けられたメタルウォール形成用の導体
層、又は絶縁体に設けられた疑似メタルウォール形成用
の導体を充填したヴィアホールを、基体に備えられたグ
ランドに電気的に接続して、接地できる。
[Operation] In the first forming member of the present invention, an insulator is mounted on the surface of the base where the signal line for transmitting a high-frequency signal is exposed, and the insulator covers the signal line exposed on the surface of the base. be able to. Then, a via hole filled with a conductor layer for forming a metal wall provided on the insulator or a conductor for forming a pseudo metal wall provided on the insulator is formed around the side of the signal line exposed on the surface portion of the base. Can be disposed so as to surround the signal line at a predetermined interval. At the same time, a via hole filled with a conductor layer for forming a metal wall provided on the insulator or a conductor for forming a pseudo metal wall provided on the insulator is electrically connected to a ground provided on the base. And can be grounded.

そして、基体の表面部分に露出した信号線路の側部周
囲に、信号線路と所定間隔あけて、絶縁体に設けられた
導体層からなるメタルウォール、又は絶縁体に設けられ
た導体を充填したヴィアホールからなる疑似メタルウォ
ールを形成できる。そして、そのメタルウォール又は疑
似メタルウォールを用いて、基体の表面部分に露出した
信号線路を伝わる高周波信号が基体に備えられた他の信
号線路に混入するのを防止できる。
Then, around a side portion of the signal line exposed on the surface portion of the base, a metal wall made of a conductor layer provided on the insulator or a via filled with a conductor provided on the insulator at a predetermined interval from the signal line. A pseudo metal wall composed of holes can be formed. Then, by using the metal wall or the pseudo metal wall, it is possible to prevent a high frequency signal transmitted through the signal line exposed on the surface portion of the base from being mixed into another signal line provided on the base.

また、基体の信号線路が露出した表面部分に絶縁体を
搭載する前に、基体の表面部分に露出した信号線路表面
に、導体抵抗率の低い金めっき等のめっきを施すことが
できる。そして、その信号線路表面の導体抵抗値を下げ
て、基体の表面部分に露出した信号線路を伝わる高周波
信号の導体損失を少なく抑えることができる。
In addition, before mounting the insulator on the surface of the base where the signal line is exposed, the surface of the signal line exposed on the surface of the base can be plated with gold or the like having a low conductor resistivity. Then, by reducing the conductor resistance value of the signal line surface, the conductor loss of the high-frequency signal transmitted through the signal line exposed on the surface portion of the base can be reduced.

本発明の第2の形成部材においては、基体から突出し
た高周波信号を伝える信号線路の周囲に絶縁体を嵌挿し
て、該絶縁体で基体から突出した信号線路を覆うことが
できる。そして、絶縁体に設けられたメタルウォール形
成用の導体層、又は絶縁体に設けられた疑似メタルウォ
ール形成用の導体を充填したヴィアホールを、基体から
突出した信号線路の側部周囲を信号線路と所定間隔あけ
て囲むように配設できる。それと共に、絶縁体に設けら
れたメタルウォール形成用の導体層、又は絶縁体に設け
られた疑似メタルウォール形成用の導体を充填したヴィ
アホールを、基体に備えられたグランドに電気的に接続
して、接地できる。
In the second forming member of the present invention, an insulator can be fitted around the signal line for transmitting a high-frequency signal protruding from the base, and the signal line protruding from the base can be covered with the insulator. Then, a via hole filled with a conductor layer for forming a metal wall provided on the insulator or a conductor for forming a pseudo metal wall provided on the insulator is formed around the side of the signal line protruding from the base. Can be arranged so as to surround them at a predetermined interval. At the same time, a via hole filled with a conductor layer for forming a metal wall provided on the insulator or a conductor for forming a pseudo metal wall provided on the insulator is electrically connected to a ground provided on the base. And can be grounded.

そして、基体から突出した信号線路の側部周囲に、信
号線路と所定間隔あけて、絶縁体に設けられた導体層か
らなるメタルウォール、又は絶縁体に設けられた導体を
充填したヴィアホールからなる疑似メタルウォールを形
成できる。そして、そのメタルウォール又は疑似メタル
ウォールを用いて、基体から突出した信号線路を伝わる
高周波信号が基体に備えられた他の信号線路に混入する
のを防止できる。
Around the side of the signal line protruding from the base, a metal wall made of a conductor layer provided on the insulator, or a via hole filled with a conductor provided on the insulator is provided at a predetermined interval from the signal line. A pseudo metal wall can be formed. Then, by using the metal wall or the pseudo metal wall, it is possible to prevent a high frequency signal transmitted through a signal line protruding from the base from being mixed into another signal line provided on the base.

また、基体から突出した信号線路の周囲に絶縁体を嵌
挿する前に、基体から突出した信号線路表面に、導体抵
抗率の低い金めっき等のめっきを施すことができる。そ
して、その信号線路表面の導体抵抗値を下げて、基体か
ら突出した信号線路を伝わる高周波信号の導体損失を少
なく抑えることができる。
Before the insulator is inserted around the signal line protruding from the base, the surface of the signal line protruding from the base may be plated with gold or the like having a low conductor resistivity. Then, the conductor resistance of the signal line surface can be reduced, and the conductor loss of the high-frequency signal transmitted through the signal line protruding from the base can be reduced.

[実施例] 次に、本発明の実施例を図面に従い説明する。第1図
ないし第4図は本発明のセラミックのパッケージ用の第
1の形成部材の好適な実施例を示し、第1図は該パッケ
ージに形成部材を装着した状態の一部平面図、第2図は
第1図のパッケージのA−A断面図、第3図は第1図の
パッケージのB−B断面図、第4図は該パッケージに用
いた形成部材の一部拡大斜視図である。以下、上記図中
の実施例を説明する。
Example Next, an example of the present invention will be described with reference to the drawings. 1 to 4 show a preferred embodiment of a first forming member for a ceramic package according to the present invention. FIG. 1 is a partial plan view showing a state where the forming member is mounted on the package. FIG. 3 is a sectional view taken along line AA of the package of FIG. 1, FIG. 3 is a sectional view taken along line BB of the package of FIG. 1, and FIG. 4 is a partially enlarged perspective view of a forming member used in the package. Hereinafter, an embodiment in the above-mentioned figure is explained.

第1図等には、キャビティ12形成用のセラミックの枠
体13上面に、キャップ14を被着するシール層15形成用の
セラミックの幅狭の枠体16を一体に積層した、高周波用
の半導体素子17を収容するパッケージが示されている。
FIG. 1 and the like show a high-frequency semiconductor in which a narrow ceramic frame 16 for forming a seal layer 15 for covering a cap 14 is integrally laminated on a top surface of a ceramic frame 13 for forming a cavity 12. A package containing the element 17 is shown.

このパッケージのシール層形成用の枠体16内側に幅広
く露出したキャビティ形成用の枠体13上面を該上面周囲
に放射状に備えた複数の信号線路3とともに一体に覆
う、方形枠体状をしたセラミックの絶縁体4を設ける。
A rectangular frame-shaped ceramic, which integrally covers the upper surface of the cavity forming frame 13 widely exposed inside the seal layer forming frame 16 of the package together with the plurality of signal lines 3 radially provided around the upper surface. Is provided.

そして、上記方形枠体状をした絶縁体4の周囲内部
に、放射状に所定間隔ずつあけて、絶縁体4の内外およ
びその上下を横断して、導体層6である薄い平面状のタ
ングステンメタライズ層6aを備える。また、絶縁体4の
上面に、上記絶縁体4内部のタングステンメタライズ層
6aに一連に連続する導体層6であるタングステンメタラ
イズ層6bを備える。ここで、上記絶縁体4内部に放射状
に備えるタングステンメタライズ層6aは、上記方形枠体
状をした絶縁体4を、第1図等に示したように、シール
層形成用の枠体16内側のキャビティ形成用の枠体13上面
に搭載して、シール層形成用の枠体16内側に露出したキ
ャビティ形成用の枠体13上面の信号線路3上面を覆った
場合に、上記絶縁体4内部のタングステンメタライズ層
6aが、キャビティ形成用の枠体13上面の信号線路3に接
触せずにその隣合う信号線路3間に位置するように、絶
縁体4内部に備える。
A thin planar tungsten metallized layer that is a conductor layer 6 is radiated at predetermined intervals radially inside and outside of the rectangular frame-shaped insulator 4 and across the insulator 4. 6a. Further, a tungsten metallized layer inside the insulator 4 is formed on the upper surface of the insulator 4.
6a is provided with a tungsten metallized layer 6b, which is a conductor layer 6 continuous in series. Here, the tungsten metallized layer 6a radially provided inside the insulator 4 is provided by forming the rectangular frame-shaped insulator 4 inside the frame 16 for forming a seal layer, as shown in FIG. When mounted on the upper surface of the frame 13 for forming the cavity and covering the upper surface of the signal line 3 on the upper surface of the frame 13 for forming the cavity, which is exposed inside the frame 16 for forming the seal layer, Tungsten metallization layer
6a is provided inside the insulator 4 so as to be located between the adjacent signal lines 3 without contacting the signal lines 3 on the upper surface of the frame 13 for forming the cavity.

第1図ないし第4図に示した第1の形成部材は以上の
構成からなる。
The first forming member shown in FIGS. 1 to 4 has the above configuration.

次に、その使用例を説明する。形成部材1で覆う前の
シール層形成用の枠体16内側に露出したキャビティ形成
用の枠体13上面の信号線路3表面に、該線路表面の導体
抵抗値を下げるための金めっき等のめっきを施す。そし
て、第1図等に示したように、パッケージ2aのシール層
形成用の枠体16内側のキャビティ形成用の枠体13上面
に、方形枠体状をした形成部材1を搭載する。そして、
上記シール層形成用の枠体16内側に露出したキャビティ
形成用の枠体13上面周囲の複数の信号線路3表面を、上
記形成部材1で一体に覆う。また、上記形成部材1の絶
縁体4内部に備えたタングステンメタライズ層6a直下の
隣合う信号線路間に位置するキャビティ形成用の枠体13
部分に、該枠体内部を貫通させて、導体10を充填したヴ
ィアホール11を設けて、該ヴィアホール11下端を、枠体
13底面にメタライズ層18を介して一体に被着したグラン
ド5を構成する底板9に電気的に導通しておく。そし
て、上記絶縁体4内部のタングステンメタライズ層6a下
端を、その直下の隣合う信号線路3間のキャビティ形成
用の枠体13部分に備えた上記底板9に電気的に導通する
導体10を充填したヴィアホール11上端に、導電性のある
接着剤または低温ろう材等を用いて、接続する。またそ
れとともに、場合によっては、上記形成部材1が該部材
を搭載したキャビティ形成用の枠体13上面等から離脱し
ないように、上記形成部材1下面等を、接着剤等を用い
て、上記枠体13上面等に固着する。
Next, an example of its use will be described. The surface of the signal line 3 on the upper surface of the cavity forming frame 13 exposed inside the sealing layer forming frame 16 before being covered with the forming member 1 is plated with gold or the like to reduce the conductor resistance of the line surface. Is applied. Then, as shown in FIG. 1 and the like, the rectangular frame-shaped forming member 1 is mounted on the upper surface of the cavity forming frame 13 inside the seal layer forming frame 16 of the package 2a. And
The surfaces of the plurality of signal lines 3 around the upper surface of the cavity forming frame 13 exposed inside the seal layer forming frame 16 are integrally covered with the forming member 1. Also, a cavity forming frame 13 located between adjacent signal lines immediately below the tungsten metallization layer 6a provided inside the insulator 4 of the forming member 1
In the portion, a via hole 11 filled with the conductor 10 is provided by penetrating the inside of the frame, and the lower end of the via hole 11 is
13 is electrically connected to the bottom plate 9 constituting the ground 5 integrally attached to the bottom surface via the metallization layer 18. Then, the conductor 10 which electrically connects the lower end of the tungsten metallized layer 6a inside the insulator 4 to the bottom plate 9 provided on the frame 13 for forming a cavity between the adjacent signal lines 3 immediately below the tungsten metallized layer 6a is filled. A connection is made to the upper end of the via hole 11 using a conductive adhesive or a low-temperature brazing material. At the same time, in some cases, the lower surface of the forming member 1 is fixed by using an adhesive or the like so that the forming member 1 is not separated from the upper surface of the cavity forming frame 13 on which the member is mounted. It is fixed to the upper surface of the body 13 or the like.

すると、第1図等に示したパッケージのキャビティ形
成用の枠体13上面の信号線路3周囲を、隣合う信号線路
3間のキャビティ形成用の枠体13部分に備えたグランド
5を構成する底板9に電気的に導通する導体10を充填し
たヴィアホール11、および該ヴィアホールに電気的に導
通する形成部材の絶縁体4内部にタングステンメタライ
ズ層6aと該タングステンメタライズ層に一連に連続する
絶縁体4上面のタングステンメタライズ層6bが囲むこと
となって、上記ヴィアホール11やタングステンメタライ
ズ層6a,6bからなる疑似メタルウォールやメタルウォー
ルが、信号線路3を伝わる高周波信号が他の信号線路3
に混入してクロストークを起こすのを防止する。
Then, the periphery of the signal line 3 on the upper surface of the frame 13 for forming the cavity of the package shown in FIG. 1 and the like, and the bottom plate constituting the ground 5 provided in the portion of the frame 13 for forming the cavity between the adjacent signal lines 3 9, a via hole 11 filled with a conductor 10 electrically conductive to the via hole 9, a tungsten metallized layer 6a inside the insulator 4 of the forming member electrically conductive to the via hole, and an insulator continuously connected to the tungsten metallized layer. 4, the tungsten metallization layer 6b on the upper surface surrounds the pseudo metal wall or metal wall composed of the via hole 11 and the tungsten metallization layers 6a, 6b.
To prevent crosstalk by mixing in

また、形成部材1で覆うキャビティ形成用の枠体13上
面の信号線路3表面に施した金めっき等のめっきが、該
線路表面を伝わる高周波信号の導体損失を少なく抑え
て、上記信号線路3が高周波信号を効率良く伝える。
Further, plating such as gold plating applied to the surface of the signal line 3 on the upper surface of the cavity forming frame 13 covered with the forming member 1 suppresses the conductor loss of the high-frequency signal transmitted on the line surface to a small extent. Transmits high-frequency signals efficiently.

また、第5図および第6図は本発明のセラミックの基
板に用いる第1の形成部材の好適な実施例を示し、第5
図は該形成部材を基板に装着した状態の平面図、第6図
は第5図の基板のX−X断面図である。以下、上記図中
の実施例を説明する。
5 and 6 show a preferred embodiment of the first forming member used for the ceramic substrate of the present invention.
FIG. 6 is a plan view showing the state where the forming member is mounted on the substrate, and FIG. 6 is a cross-sectional view taken along line XX of the substrate shown in FIG. Hereinafter, an embodiment in the above-mentioned figure is explained.

第5図等には、その上面に高周波信号を伝えるタング
ステンメタライズ層6aからなる信号線路3を備えたセラ
ミックの基板2bが示されている。
FIG. 5 and the like show a ceramic substrate 2b provided with a signal line 3 made of a tungsten metallized layer 6a for transmitting a high-frequency signal on its upper surface.

この基板2bの上記高周波信号を伝える信号線路3上面
を覆う、方形ブロック状をしたセラミックの絶縁体4を
設ける。
A rectangular block-shaped ceramic insulator 4 is provided to cover the upper surface of the signal line 3 for transmitting the high-frequency signal of the substrate 2b.

そして、この絶縁体4の上面に導体層6であるタング
ステンメタライズ層6bを一体に備えるとともに、該絶縁
体4の前後に、その厚さ方向に、小間隔ずつあけて上記
絶縁体4上面のタングステンメタライズ層6bに一連に連
続するタングステンメタライズの導体7を充填した複数
のヴィアホール8を上記絶縁体4内部を貫通させて一体
に備える。ここで、上記形成部材の絶縁体4の前後に備
える導体7を充填した複数のヴィアホール8は、第5図
に示したように、基板2b上面の高周波信号を伝える信号
線路3表面にかぶせて該線路表面を覆った場合に、上記
形成部材の絶縁体4の前後に備えた導体7を充填した複
数のヴィアホール8下端が、上記基板2b上面の高周波信
号を伝える信号線路3に接触せずに、信号線路3両脇に
位置するように、上記形成部材の絶縁体4の前後に所定
間隔ずつあけて備える。
A tungsten metallized layer 6b, which is a conductor layer 6, is integrally provided on the upper surface of the insulator 4, and the tungsten 4 on the upper surface of the insulator 4 is arranged at small intervals before and after the insulator 4 in the thickness direction thereof. A plurality of via holes 8 in which a metallized layer 6b is filled with a series of continuous tungsten metallized conductors 7 are provided integrally through the inside of the insulator 4. Here, the plurality of via holes 8 filled with the conductors 7 provided before and after the insulator 4 of the forming member cover the surface of the signal line 3 for transmitting a high-frequency signal on the upper surface of the substrate 2b, as shown in FIG. When the surface of the line is covered, the lower ends of the plurality of via holes 8 filled with the conductors 7 provided before and after the insulator 4 of the forming member do not contact the signal line 3 for transmitting a high-frequency signal on the upper surface of the substrate 2b. In addition, it is provided at predetermined intervals before and after the insulator 4 of the forming member so as to be located on both sides of the signal line 3.

第5図および第6図に示した第1の形成部材は以上の
構成からなる。
The first forming member shown in FIGS. 5 and 6 has the above configuration.

次に、その使用例を説明する。形成部材1で一体に覆
う前の基板2b上面の信号線路3表面に、該信号線路3の
表面抵抗値を下げるための金めっき等のめっきを施す。
そして、基板2b上面の高周波信号を伝える信号線路3を
備えた部分上面に形成部材1をかぶせるとともに、形成
部材の絶縁体4の前後に備えた導体7を充填した複数の
ヴィアホール8を上記基板2b上面の信号線路3の両脇に
位置させて、基板2b上面の信号線路3を上記形成部材1
で一体に覆う。また、上記基板2b上面の信号線路3表面
を覆う形成部材の絶縁体4の前後に備えた導体7を充填
した複数のヴィアホール8直下に位置する基板2b部分
に、その厚さ方向に、基板2b内部を貫通させて、導体10
を充填した複数のヴィアホール11を備えて、該ヴィアホ
ール11下端を、基板2b下面にメタライズ層18を介して一
体に備えたグランド5を構成する底板9に電気的に導通
しておく。そして、この導体10を充填した複数のヴィア
ホール11上端に、上記形成部材の絶縁体4の前後の導体
7を充填した複数のヴィアホール8下端を、導電性のあ
る接着剤または低温ろう材等を用いて、一体に接続す
る。またそれとともに、場合によっては、基板2b上面か
ら該上面に搭載した形成部材1が離脱しないように、形
成部材の絶縁体4下面を基板2b上面に接着剤等を用いて
固着する。
Next, an example of its use will be described. The surface of the signal line 3 on the upper surface of the substrate 2b before being integrally covered with the forming member 1 is plated with gold or the like to reduce the surface resistance of the signal line 3.
Then, the forming member 1 is put on the upper surface of the upper surface of the substrate 2b provided with the signal line 3 for transmitting the high-frequency signal, and the plurality of via holes 8 filled with the conductors 7 provided before and after the insulator 4 of the forming member are formed on the substrate 2b. The signal line 3 on the upper surface of the substrate 2b is placed on both sides of the signal line 3 on the upper surface
Cover all together. A portion of the substrate 2b located immediately below the plurality of via holes 8 filled with the conductors 7 provided before and after the insulator 4 of the forming member that covers the surface of the signal line 3 on the upper surface of the substrate 2b, 2b
Are provided, and the lower end of the via hole 11 is electrically connected to the bottom plate 9 constituting the ground 5 integrally provided on the lower surface of the substrate 2b via the metallized layer 18 in advance. The lower end of the plurality of via holes 8 filled with the conductors 7 before and after the insulator 4 of the forming member is placed on the upper end of the plurality of via holes 11 filled with the conductor 10 by a conductive adhesive or a low-temperature brazing material. And are connected together. At the same time, in some cases, the lower surface of the insulator 4 of the forming member is fixed to the upper surface of the substrate 2b using an adhesive or the like so that the forming member 1 mounted on the upper surface of the substrate 2b does not separate from the upper surface.

すると、基板2b上面に備えた高周波信号を伝える信号
線路3の上面周囲を、該線路上面を一体に覆う形成部材
の絶縁体4の前後や基板2bに備えた基板2b下面のグラン
ド5を構成する底板9に電気的に導通する導体7,10を充
填した複数のヴィアホール8,11、および該ヴィアホール
8,11に電気的に導通する絶縁体4上面のタングステンメ
タライズ層6bが囲むこととなって、上記ヴィアホール8,
11とタングステンメタライズ層6bからなるメタルウォー
ルや疑似メタルウォールが、上記信号線路3を伝わる高
周波信号が他の信号線路3に混入してクロストークを起
こすのを防止する。
Then, the ground around the upper surface of the signal line 3 for transmitting high-frequency signals provided on the upper surface of the substrate 2b is formed before and after the insulator 4 of a forming member that integrally covers the upper surface of the line and the lower surface of the substrate 2b provided on the substrate 2b. A plurality of via holes (8, 11) filled with conductors (7, 10) electrically conductive to the bottom plate (9);
The tungsten metallized layer 6b on the upper surface of the insulator 4 that is electrically connected to the via holes 8, 11 surrounds the via holes 8,
The metal wall or the pseudo metal wall including the metal layer 11 and the tungsten metallization layer 6b prevents a high-frequency signal transmitted through the signal line 3 from being mixed into another signal line 3 to cause crosstalk.

また、高周波信号を伝える信号線路3表面に施した金
めっき等のめっきが、該線路表面を伝わる高周波信号の
導体損失を少なく抑えて、信号線路3が高周波信号を効
率良く伝える。
Further, plating such as gold plating applied to the surface of the signal line 3 for transmitting the high-frequency signal suppresses conductor loss of the high-frequency signal transmitted on the surface of the line, and the signal line 3 efficiently transmits the high-frequency signal.

また、第7図(a),(b)および第8図は、本発明
のメタルパッケージ用の第2の形成部材の好適な実施例
を示し、第7図(a)と(b)は該形成部材の正面図と
側面図、第8図は第7図の形成部材をメタルパッケージ
に装着した状態の一部構造説明図である。以下、上記図
中の実施例を説明する。
FIGS. 7 (a), (b) and 8 show a preferred embodiment of the second forming member for a metal package of the present invention, and FIGS. 7 (a) and (b) show the second embodiment. FIG. 8 is a partial structural explanatory view showing a state where the forming member of FIG. 7 is mounted on a metal package. Hereinafter, an embodiment in the above-mentioned figure is explained.

第8図には、金属部材からなるパッケージ本体20の側
壁内部を貫通させて、パッケージ本体20の内外に亙っ
て、パッケージ本体20との間にガラス21を介在させて、
信号線路3を構成する棒状のリード3bを備えたメタルパ
ッケージ2cが示されている。
In FIG. 8, a glass 21 is interposed between the package body 20 and the package body 20 through the inside of the side wall of the package body 20 made of a metal member.
A metal package 2c having a bar-shaped lead 3b constituting the signal line 3 is shown.

このメタルパッケージ2cのパッケージ本体内空間22に
突出したリード3b周囲を覆う、形成部材1を構成する方
形ブロック状をしたその横方向にリード3bを挿通する貫
通孔23を備えたセラミックの絶縁体4を設ける。そし
て、上記絶縁体4の内部やその周囲側面に、上記貫通孔
23の周囲を囲むグランド5を構成するパッケージ本体20
に電気的に導通させるタングステンメタライズ層等の導
体層6を備える。
A ceramic insulator 4 having a rectangular block-like shape constituting the forming member 1 and having a through hole 23 through which the lead 3b is inserted in a lateral direction, covering the periphery of the lead 3b protruding into the package body inner space 22 of the metal package 2c. Is provided. The through-hole is formed inside the insulator 4 or on a side surface around the insulator 4.
Package body 20 that constitutes ground 5 surrounding the periphery of 23
And a conductor layer 6 such as a tungsten metallized layer that is electrically connected to the conductive layer.

第7図(a),(b)および第8図のメタルパッケー
ジ用の第2の形成部材は以上の構成からなる。
The second forming member for the metal package shown in FIGS. 7A, 7B and 8 has the above-described structure.

次に、その使用例を説明する。形成部材1で覆う前の
パッケージ本体内空間22に突出したリード3b表面に、該
リードの表面抵抗値を下げるための金めっき等のめっき
を施す。そして、形成部材1の絶縁体4の貫通孔23内部
に上記本体内空間22に突出したリード3bを貫通させて挿
通して、該リード3b周囲を形成部材1で一体に覆う。ま
たそれとともに、形成部材1の絶縁体側面の一部導体層
6を、グランド5を構成するパッケージ本体20の一部
に、導電性のある接着剤等を用いて、接続して、形成部
材1の絶縁体に備えた導体層6をグランド5に電気的に
導通する。
Next, an example of its use will be described. The surface of the lead 3b projecting into the space 22 inside the package body before being covered with the forming member 1 is plated with gold or the like to reduce the surface resistance of the lead. Then, the lead 3b protruding into the body internal space 22 is penetrated and inserted into the inside of the through hole 23 of the insulator 4 of the forming member 1, and the periphery of the lead 3b is integrally covered with the forming member 1. At the same time, a part of the conductor layer 6 on the insulator side surface of the forming member 1 is connected to a part of the package body 20 constituting the ground 5 using a conductive adhesive or the like. The conductive layer 6 provided on the insulator is electrically connected to the ground 5.

すると、上記形成部材1の絶縁体4に貫通孔23周囲を
囲むように備えたグランド5に電気的に導通する導体層
6が、絶縁体4のリード3bを挿通した貫通孔23周囲にメ
タルウォールを形成して、リード3bを伝わる高周波信号
が他のリード3bに混入してクロストークを起こすのを防
止する。
Then, the conductor layer 6 electrically connected to the ground 5 provided around the through hole 23 in the insulator 4 of the forming member 1 is formed around the through hole 23 through which the lead 3b of the insulator 4 is inserted. Is formed to prevent a high-frequency signal transmitted through the lead 3b from being mixed into another lead 3b to cause crosstalk.

また、リード3b表面に施した金めっき等のめっきが、
リード3bの導体損失を少なく抑えて、リード3bが高周波
信号を効率良く伝える。
Also, plating such as gold plating applied to the lead 3b surface
The conductor loss of the lead 3b is suppressed to be small, and the lead 3b transmits a high-frequency signal efficiently.

なお、上述各実施例において、形成部材1を構成する
絶縁体4に、樹脂等を用いても良い。
In each of the above-described embodiments, resin or the like may be used for the insulator 4 forming the forming member 1.

また、形成部材1内部やその表面に備えるグランド5
と電気的に導通させるヴィアホール8内部に充填する導
体7や導体層6に、棒状や薄板状の金属部材等を用いて
も良い。
Also, a ground 5 provided inside or on the surface of the forming member 1
A rod-shaped or thin metal member may be used for the conductor 7 and the conductor layer 6 that fill the inside of the via hole 8 that is electrically connected to the via hole 8.

さらに、形成部材1下面かまたは該部材を搭載する一
方の基体2上面のいずれか一方に突起(図示せず。)を
備えるとともに、他方の基体2上面または形成部材1下
面に上記突起を嵌入する嵌入孔(図示せず。)を設け
て、該突起を上記嵌入孔に嵌入することにより、形成部
材1を基体2上面の所定位置に動かぬように位置決め固
定しても良い。
Further, a protrusion (not shown) is provided on either the lower surface of the forming member 1 or the upper surface of the one base 2 on which the member is mounted, and the protrusion is fitted into the upper surface of the other base 2 or the lower surface of the forming member 1. An insertion hole (not shown) may be provided, and the projection may be inserted into the insertion hole to position and fix the forming member 1 at a predetermined position on the upper surface of the base 2.

また、形成部材の絶縁体4内部の導体7を充填したヴ
ィアホール8や導体層6とグランド5を構成する底板9
等を、基体2上面に備えた回路パターン(図示せず。)
等の導体層を用いて、接続しても良い。
Also, a via hole 8 filled with a conductor 7 inside the insulator 4 of the forming member, a conductor layer 6 and a bottom plate 9 forming the ground 5
Etc. are provided on the upper surface of the base 2 as a circuit pattern (not shown).
The connection may be made using a conductor layer such as.

さらに、第1図等に示したパッケージ2aに用いる既述
実施例に類似する形成部材1として、シール層形成用の
枠体16外側に露出したキャビティ形成用の枠体13上面を
該上面周囲の複数の信号線路3とともに一体に覆って、
該枠体上面の信号線路3を高周波信号を伝える信号線路
2に形成する、パッケージ2aに用いる既述実施例の形成
部材1と同様な構造をした、既述実施例の形成部材1よ
り一回り大きな方形枠体状をした形成部材が考えられ
る。
Further, as the forming member 1 similar to the above-described embodiment used for the package 2a shown in FIG. 1 and the like, the upper surface of the cavity forming frame 13 exposed outside the sealing layer forming frame 16 is formed around the upper surface. Covering together with a plurality of signal lines 3,
The signal line 3 on the upper surface of the frame is formed as the signal line 2 for transmitting a high-frequency signal, and has a structure similar to the formation member 1 of the above-described embodiment used for the package 2a. A forming member having a large rectangular frame shape is conceivable.

[発明の効果] 以上説明したように、本発明の第1または第2の形成
部材をパッケージ、基板等の基体の外部に露出したり突
出したりした高周波信号を伝える信号線路にかぶせ、該
形成部材の絶縁体の内部やその表面に備えた信号線路周
囲を囲む導体層や導体を充填したヴィアホールを基体の
グランドに電気的に導通して、上記基体の信号線路を形
成部材で覆えば、本発明の第1または第2の形成部材を
用いて、基体外部に露出したり突出したりした信号線路
を、該線路を伝わる高周波信号が他の信号線路に混入し
てクロストークを起こすことのない信号線路に形成でき
る。
[Effects of the Invention] As described above, the first or second forming member of the present invention is placed on a signal line for transmitting a high-frequency signal that is exposed or protrudes to the outside of a base such as a package or a board, and the forming member is formed. If the conductor layer surrounding the inside of the insulator and the signal line provided on the surface thereof and the via hole filled with the conductor are electrically connected to the ground of the base and the signal line of the base is covered with the forming member, By using the first or second forming member of the present invention, a signal line that is exposed or protruded outside the base is converted into a signal in which a high-frequency signal transmitted through the line is not mixed into another signal line to cause crosstalk. Can be formed on railway tracks.

また、本発明の第1または第2の形成部材で覆う前の
パッケージ、基板等の基体外部に露出したり突出したり
した信号線路表面に、導体抵抗値の少ない金めっき等の
めっきを施して、上記信号線路表面を伝わる高周波信号
の導体損失を少なく抑えることにより、基体内部に高周
波信号を効率良く伝える信号線路を容易に形成できる。
Also, the surface of the signal line exposed or protruded outside the base such as the package and the substrate before being covered with the first or second forming member of the present invention is plated with gold plating or the like having a small conductor resistance value, By suppressing the conductor loss of the high-frequency signal transmitted on the signal line surface to a small value, a signal line for efficiently transmitting the high-frequency signal inside the base can be easily formed.

さらに、本発明の第1または第2の形成部材を用いる
基体には、その絶縁体や信号線路に通常の高温焼成する
セラミックやタングステンメタライズ層等を用いること
ができる。そのため、本発明によれば、基体の信号線路
に、通常のろう材等を用いて外部リード等を機械的強度
と電気的信頼性を持たせて的確に接続できるタングステ
ンメタライズ層等を用いた、高信頼性の半導体装置用の
パッケージ、基板等の基体を形成できる。
Further, as the base using the first or second forming member of the present invention, a ceramic or a tungsten metallized layer which is usually fired at a high temperature for the insulator or the signal line can be used. Therefore, according to the present invention, a tungsten metallized layer or the like that can be accurately connected to a signal line of the base body by using a normal brazing material or the like with external lead or the like having mechanical strength and electrical reliability is used. A highly reliable substrate such as a package or a substrate for a semiconductor device can be formed.

【図面の簡単な説明】[Brief description of the drawings]

第1図は本発明の第1の高周波用信号線路形成部材をパ
ッケージに装着した状態の一部平面図、第2図は第1図
のパッケージのA−A断面図、第3図は第1図のパッケ
ージのB−B断面図、第4図は第1の高周波用信号線路
形成部材の一部拡大斜視図、第5図は本発明の第1の高
周波用信号線路形成部材を基板に装着した状態の一部平
面図、第6図は第5図の基板のX−X断面図、第7図
(a)と(b)はメタルパッケージ用の第2の高周波用
信号線路形成部材の正面図と側面図、第8図は第7図の
第2の高周波用信号線路形成部材をメタルパッケージに
装着した状態の一部構造説明図である。 1……高周波用信号線路形成部材、 2……電子部品用基体、2a……パッケージ、 2b……基板、2c……メタルパッケージ、 3……信号線路、4……絶縁体、 5……グランド、6……導体層、 6a,6b,6c……タングステンメタライズ層、 7,10……導体、8,11……ヴィアホール、 9……底板。
FIG. 1 is a partial plan view showing a state in which a first high-frequency signal line forming member of the present invention is mounted on a package, FIG. 2 is a cross-sectional view taken along the line AA of FIG. 1, and FIG. 4 is a partially enlarged perspective view of the first high-frequency signal line forming member, and FIG. 5 is a diagram illustrating the first high-frequency signal line forming member of the present invention mounted on a substrate. FIG. 6 is a cross-sectional view taken along line XX of the substrate of FIG. 5, and FIGS. 7A and 7B are front views of a second high-frequency signal line forming member for a metal package. FIG. 8 is a side view, and FIG. 8 is a partial structural explanatory view showing a state where the second high-frequency signal line forming member of FIG. 7 is mounted on a metal package. DESCRIPTION OF SYMBOLS 1 ... High frequency signal line forming member, 2 ... Electronic component base, 2a ... Package, 2b ... Substrate, 2c ... Metal package, 3 ... Signal line, 4 ... Insulator, 5 ... Ground , 6 ... conductor layer, 6a, 6b, 6c ... tungsten metallization layer, 7,10 ... conductor, 8, 11 ... via hole, 9 ... bottom plate.

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】電子部品用基体の信号線路が露出した表面
部分に搭載して該基体の表面部分に露出した信号線路を
覆うための絶縁体と、該絶縁体に設けたメタルウォール
形成用の導体層、又は前記絶縁体に設けた疑似メタルウ
ォール形成用の導体を充填したヴィアホールとからな
り、前記絶縁体を前記基体の信号線路が露出した表面部
分に搭載して、該基体の表面部分に露出した信号線路を
前記絶縁体で覆った状態において、前記基体の表面部分
に露出した信号線路の側部周囲を信号線路と所定間隔あ
けて前記導体層又はヴィアホールで囲むことが可能なよ
うに、かつ、前記導体層又はヴィアホールを前記基体に
備えられたグランドに電気的に接続可能なように、前記
導体層又はヴィアホールを前記絶縁体に配設してなるこ
とを特徴とする高周波用信号線路形成部材。
An insulator mounted on a surface portion of a substrate for an electronic component where a signal line is exposed to cover the signal line exposed on a surface portion of the substrate, and an insulator provided on the insulator for forming a metal wall. A conductor layer, or a via hole filled with a conductor for forming a pseudo metal wall provided in the insulator; and mounting the insulator on a surface portion of the base where the signal line is exposed, thereby forming a surface portion of the base. In a state where the exposed signal line is covered with the insulator, the periphery of the side of the signal line exposed on the surface portion of the base can be surrounded by the conductor layer or via hole at a predetermined interval from the signal line. The conductor layer or the via hole is provided in the insulator so that the conductor layer or the via hole can be electrically connected to a ground provided in the base. Week Use signal line forming member.
【請求項2】電子部品用基体から突出した信号線路の周
囲に嵌挿して該基体から突出した信号線路を覆うための
絶縁体と、該絶縁体に設けたメタルウォール形成用の導
体層、又は前記絶縁体に設けた疑似メタルウォール形成
用の導体を充填したヴィアホールとからなり、前記絶縁
体を前記基体から突出した信号線路の周囲に嵌挿して、
該基体から突出した信号線路を前記絶縁体で覆った状態
において、前記基体から突出した信号線路の側部周囲を
信号線路と所定間隔あけて前記導体層又はヴィアホール
で囲むことが可能なように、かつ、前記導体層又はヴィ
アホールを前記基体に備えられたグランドに電気的に接
続可能なように、前記導体層又はヴィアホールを前記絶
縁体に配設してなることを特徴とする高周波用信号線路
形成部材。
2. An insulator which is fitted around a signal line protruding from the base for an electronic component to cover the signal line protruding from the base, a conductor layer for forming a metal wall provided on the insulator, or A via hole filled with a conductor for forming a pseudo metal wall provided in the insulator, and the insulator is fitted around a signal line protruding from the base,
In a state where the signal line protruding from the base is covered with the insulator, the periphery of the side of the signal line protruding from the base can be surrounded by the conductor layer or via hole at a predetermined interval from the signal line. And the conductor layer or the via hole is provided in the insulator so that the conductor layer or the via hole can be electrically connected to a ground provided in the base. Signal line forming member.
JP62256818A 1987-10-12 1987-10-12 High frequency signal line forming member Expired - Fee Related JP2587011B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62256818A JP2587011B2 (en) 1987-10-12 1987-10-12 High frequency signal line forming member

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62256818A JP2587011B2 (en) 1987-10-12 1987-10-12 High frequency signal line forming member

Publications (2)

Publication Number Publication Date
JPH0198249A JPH0198249A (en) 1989-04-17
JP2587011B2 true JP2587011B2 (en) 1997-03-05

Family

ID=17297859

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62256818A Expired - Fee Related JP2587011B2 (en) 1987-10-12 1987-10-12 High frequency signal line forming member

Country Status (1)

Country Link
JP (1) JP2587011B2 (en)

Also Published As

Publication number Publication date
JPH0198249A (en) 1989-04-17

Similar Documents

Publication Publication Date Title
US6333856B1 (en) Arrangement for mounting chips in multilayer printed circuit boards
KR960000711B1 (en) Semiconductor device
US7649499B2 (en) High-frequency module
US5227583A (en) Ceramic package and method for making same
US4768004A (en) Electrical circuit interconnect system
US7098531B2 (en) Jumper chip component and mounting structure therefor
US4992851A (en) Characteristic impedance-correct chip carrier for microwave semiconductor components
JPH03120746A (en) Semiconductor device package and semiconductor device package mounting wiring circuit board
JP2002289737A (en) Wiring board and wiring board module using the same
JP2646091B2 (en) Substrates for electronic components
US4906957A (en) Electrical circuit interconnect system
JP2587011B2 (en) High frequency signal line forming member
KR900008995B1 (en) Ceramic Packages for High Frequency Semiconductor Devices
US4494170A (en) Decoupling capacitor and method of manufacture thereof
JPS5914894B2 (en) Ceramic package
JPS63299370A (en) Semiconductor device for high-frequency
JPH11298281A (en) Surface mount type piezoelectric device and piezoelectric unit
JP2874409B2 (en) Package for integrated circuit
JP3065416B2 (en) Metal wall package
JP7433766B2 (en) Circuit boards, electronic components and electronic modules
JPH04365396A (en) High-frequency surface-mounted module
JP3600729B2 (en) High frequency circuit package
JPH0783072B2 (en) Container for semiconductor device
JPH01185998A (en) High-frequency circuit substrate device
JPH0436110Y2 (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees