Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3483501B2 - Drive circuit for synchronous rectifier circuit - Google Patents
[go: Go Back, main page]

JP3483501B2 - Drive circuit for synchronous rectifier circuit - Google Patents

Drive circuit for synchronous rectifier circuit

Info

Publication number
JP3483501B2
JP3483501B2 JP15802299A JP15802299A JP3483501B2 JP 3483501 B2 JP3483501 B2 JP 3483501B2 JP 15802299 A JP15802299 A JP 15802299A JP 15802299 A JP15802299 A JP 15802299A JP 3483501 B2 JP3483501 B2 JP 3483501B2
Authority
JP
Japan
Prior art keywords
switch element
circuit
turned
gate signal
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP15802299A
Other languages
Japanese (ja)
Other versions
JP2000350446A (en
Inventor
芳文 清水
Original Assignee
デンセイ・ラムダ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by デンセイ・ラムダ株式会社 filed Critical デンセイ・ラムダ株式会社
Priority to JP15802299A priority Critical patent/JP3483501B2/en
Publication of JP2000350446A publication Critical patent/JP2000350446A/en
Application granted granted Critical
Publication of JP3483501B2 publication Critical patent/JP3483501B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Dc-Dc Converters (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】スイッチング電源における2
次出力回路を構成する整流回路であって、特に同期整流
方式の整流回路に関する。
BACKGROUND OF THE INVENTION
The present invention relates to a rectifier circuit that forms a secondary output circuit, and particularly to a synchronous rectifier type rectifier circuit.

【0002】[0002]

【従来の技術】従来技術による同期整流方式の整流回路
を備えたフォワード・コンバータの回路構成を図3に示
す。図3において、主トランス104の1次コイルには
主スイッチング素子103が直列接続してあり、並列コ
ンデンサ102と直流電源101によって1次回路を構
成している。主トランス104の2次側は、整流用スイ
ッチ素子105と還流用スイッチ素子106によって同
期整流回路を構成しており、出力端にはリアクタ107
とコンデンサ108より成る平滑回路が設けてある。
2. Description of the Related Art FIG. 3 shows the circuit configuration of a forward converter having a synchronous rectification rectifier circuit according to the prior art. In FIG. 3, a main switching element 103 is connected in series to a primary coil of a main transformer 104, and a parallel circuit 102 and a DC power supply 101 form a primary circuit. On the secondary side of the main transformer 104, a rectifying switch element 105 and a freewheeling switch element 106 constitute a synchronous rectifying circuit, and a reactor 107 is provided at the output end.
A smoothing circuit including a capacitor 108 and a capacitor 108 is provided.

【0003】[0003]

【発明が解決しようとする課題】制御回路110から出
力されるゲート信号Qは、主スイッチ素子103のゲー
ト端子に入力し、主スイッチ素子103をオン・オフ制
御する。また、制御回路から出力されるゲート信号Q″
は、ゲート信号Qと反位相であってドライブ・トランス
109の1次コイルにオン・オフ信号を供給する。ドラ
イブ・トランス109の2次コイルの両端は還流用スイ
ッチ素子106のゲート端子とソース端子に接続してあ
るので、還流用スイッチ素子106はゲート信号Q″に
よってオン・オフ制御される。通常、ゲート信号Qと反
位相であるゲート信号Q″によってドライブ・トランス
109を動作させているので、ゲート信号Qのパルス幅
が狭くなるとゲート信号Q″のパルス幅は相反して広く
なる。還流用スイッチ素子がオンとなっている期間中は
ドライブ・トランスはオン状態にあるので、ドライブ・
トランス109の飽和に対する対策が必要になる。ま
た、ゲート信号Q″のパルス幅に応じて、制御回路11
0からのドライブ電力も多くなる。
The gate signal Q output from the control circuit 110 is input to the gate terminal of the main switch element 103 to control the main switch element 103 to be turned on / off. In addition, the gate signal Q ″ output from the control circuit
Supplies an on / off signal to the primary coil of the drive transformer 109 in antiphase with the gate signal Q. Since both ends of the secondary coil of the drive transformer 109 are connected to the gate terminal and the source terminal of the freewheeling switch element 106, the freewheeling switch element 106 is on / off controlled by the gate signal Q ″. Since the drive transformer 109 is operated by the gate signal Q ″ having an opposite phase to the signal Q, when the pulse width of the gate signal Q becomes narrower, the pulse width of the gate signal Q ″ becomes wider contradictory. The drive transformer is in the ON state while the
A countermeasure against saturation of the transformer 109 is required. Further, according to the pulse width of the gate signal Q ″, the control circuit 11
The drive power from 0 also increases.

【0004】[0004]

【課題を解決するための手段】本発明は、上述した従来
技術の欠点を解消するためになされたものであって、還
流用スイッチ素子を主トランスのフライバック電圧によ
ってオンさせ、還流用スイッチ素子をオフとするため
に、第1のスイッチ素子、パルストランス、第2のスイ
ッチ素子より成るドライブ回路によって還流用スイッチ
素子のゲート端子に蓄積されたエネルギーを放電させ
て、オフとする。この時、パルストランスのドライブは
ゲート信号Q′によって行うが、このゲート信号Q′が
出力された後で、主スイッチ素子を制御するゲート信号
Qを出力させる。
SUMMARY OF THE INVENTION The present invention has been made in order to solve the above-mentioned drawbacks of the prior art. The freewheeling switch element is turned on by the flyback voltage of the main transformer, and the freewheeling switch element is turned on. In order to turn off, the energy stored in the gate terminal of the freewheeling switch element is discharged by the drive circuit including the first switch element, the pulse transformer, and the second switch element, and turned off. At this time, the pulse transformer is driven by the gate signal Q ', but after the gate signal Q'is output, the gate signal Q for controlling the main switch element is output.

【0005】[0005]

【発明の実施の形態】以下、本発明の実施例を図面を参
照しながら説明する。図1は本発明による同期整流回路
のドライブ回路の回路構成を示すブロック図であり、図
2はゲート信号Qとゲート信号Q′、主スイッチ素子V
DS、整流用スイッチ素子と還流用スイッチ素子VGSの信
号波形図である。
BEST MODE FOR CARRYING OUT THE INVENTION Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 is a block diagram showing a circuit configuration of a drive circuit of a synchronous rectification circuit according to the present invention, and FIG. 2 is a gate signal Q, a gate signal Q ', and a main switch element V.
FIG. 7 is a signal waveform diagram of DS , a rectifying switch element, and a freewheeling switch element V GS .

【0006】図1において、主トランス7の1次側は、
1次コイルに直列接続した主スイッチ素子1と並列コン
デンサ12および直流電源11とによって構成してい
る。主トランス7の2次側は、整流用スイッチ素子2と
還流用スイッチ素子3より成る同期整流回路が設けてあ
り、さらに、出力端にはリアクタ13とコンデンサ14
より成る平滑回路が設けてある。
In FIG. 1, the primary side of the main transformer 7 is
It is composed of a main switch element 1, a parallel capacitor 12 and a DC power supply 11 which are connected in series to the primary coil. The secondary side of the main transformer 7 is provided with a synchronous rectifying circuit composed of a rectifying switch element 2 and a freewheeling switch element 3. Further, a reactor 13 and a capacitor 14 are provided at the output end.
Is provided.

【0007】主トランス7の1次コイルに設けた主スイ
ッチ素子1は、ゲート信号Qを送出する制御回路10に
よって制御されるが、制御回路10と主スイッチ素子1
との間には遅延回路9が設けてある。また、遅延回路9
と制御回路10との中間から取り出した信号線は第1の
スイッチ素子4のゲート端子に接続してあり、第1のス
イッチ素子4に一端を接続したパルストランス8の他端
には制御電圧VCCが接続してある。
The main switch element 1 provided in the primary coil of the main transformer 7 is controlled by a control circuit 10 which sends out a gate signal Q. The control circuit 10 and the main switch element 1
A delay circuit 9 is provided between and. In addition, the delay circuit 9
The signal line taken out between the control circuit 10 and the control circuit 10 is connected to the gate terminal of the first switch element 4, and the control voltage V is applied to the other end of the pulse transformer 8 whose one end is connected to the first switch element 4. CC is connected.

【0008】パルストランス8の2次コイルの両端に
は、抵抗17とダイオード18より成る直列回路と、2
つの抵抗15と16より成る直列回路が並列接続してあ
り、さらに、2つの抵抗15と16の中間接続点にゲー
ト端子を接続すると共にドレイン端子を還流用スイッチ
素子3のゲート端子に接続し、ソース端子を還流用スイ
ッチ素子3のドレイン端子と抵抗16の一端との接続点
に接続した第2のスイッチ素子5が設けてある。また、
還流用スイッチ素子3のゲート端子にカソード端子を接
続し、アノード端子を主トランス7の2次コイルの一端
と整流用スイッチ素子2との間に接続したダイオード6
が設けてあり、同期整流回路のドライブ回路を形成して
いる。
At both ends of the secondary coil of the pulse transformer 8, a series circuit composed of a resistor 17 and a diode 18 and
A series circuit composed of two resistors 15 and 16 is connected in parallel. Further, a gate terminal is connected to an intermediate connection point between the two resistors 15 and 16, and a drain terminal is connected to a gate terminal of the freewheeling switch element 3, A second switch element 5 having a source terminal connected to a connection point between the drain terminal of the freewheeling switch element 3 and one end of the resistor 16 is provided. Also,
A diode 6 in which the cathode terminal is connected to the gate terminal of the reflux switch element 3 and the anode terminal is connected between one end of the secondary coil of the main transformer 7 and the rectifying switch element 2.
Are provided to form the drive circuit of the synchronous rectification circuit.

【0009】次に、本発明による同期整流回路のドライ
ブ回路の動作を図2に示す波形図を参照して説明する。
図2(a)に示すゲート信号Qは主スイッチ素子1をオ
ン・オフ制御する駆動信号であり、図2(b)に示すゲ
ート信号Q′は第1のスイッチ素子4をオン・オフ制御
する駆動信号である。図2(a)と(b)から明らかな
ように、2つのゲート信号QとQ′は同相であるが、ゲ
ート信号Q′の方がパルス幅が広く、かつ、ゲート信号
Qよりも早くオンとなり、遅くオフとなる。
Next, the operation of the drive circuit of the synchronous rectification circuit according to the present invention will be described with reference to the waveform diagram shown in FIG.
The gate signal Q shown in FIG. 2 (a) is a drive signal for controlling on / off of the main switch element 1, and the gate signal Q'shown in FIG. 2 (b) is for controlling on / off of the first switch element 4. It is a drive signal. As is apparent from FIGS. 2A and 2B, the two gate signals Q and Q ′ have the same phase, but the gate signal Q ′ has a wider pulse width and is turned on earlier than the gate signal Q. Will be turned off later.

【0010】主スイッチ素子1のドレイン−ソース間電
圧VDSは図2(c)に示す通りであり、整流用スイッチ
素子2と還流用スイッチ素子3のゲート−ソース間電圧
GSは図2(d)と図2(e)に示す通りである。整流
用スイッチ素子2のVGSはゲート信号Qに同期してオン
・オフする。一方、還流用スイッチ素子3のVGSはゲー
ト信号Qのオフに伴う主トランス7のフライバック電圧
によってオンとなり、ゲート信号Q′の立上りに伴う第
2のスイッチ素子のオンによってオフとなり、整流用ス
イッチ素子2がオンとなる前にオフとなることが判る。
The drain-source voltage V DS of the main switch element 1 is as shown in FIG. 2C, and the gate-source voltage V GS of the rectifying switch element 2 and the freewheeling switch element 3 is shown in FIG. This is as shown in FIG. 2D and FIG. V GS of the rectifying switch element 2 is turned on / off in synchronization with the gate signal Q. On the other hand, V GS of the freewheeling switch element 3 is turned on by the flyback voltage of the main transformer 7 accompanying the turning off of the gate signal Q, and turned off by turning on the second switching element along with the rising of the gate signal Q ′, and for rectification. It can be seen that the switch element 2 is turned off before it is turned on.

【0011】[0011]

【発明の効果】以上説明したように、本発明による同期
整流回路のドライブ回路では、主トランスのフライバッ
ク電圧を利用して還流用スイッチ素子をオンとさせ、パ
ルストランスを介して還流用スイッチ素子をオフとさせ
るので、制御用のドライブ電力を小さくできるばかりで
なく、1次側のスナバ回路も小型化できる。また、パル
ストランスの1次コイルに設けられた第1のスイッチ素
子は主スイッチ素子と同位相のゲート信号でオン・オフ
制御されるものであるから、最大パルス幅を規定でき、
パルストランスの飽和対策は容易である。
As described above, in the drive circuit of the synchronous rectification circuit according to the present invention, the flyback voltage of the main transformer is used to turn on the freewheel switch element, and the freewheel switch element is passed through the pulse transformer. Is turned off, the drive power for control can be reduced and the snubber circuit on the primary side can be downsized. Further, since the first switching element provided in the primary coil of the pulse transformer is on / off controlled by the gate signal having the same phase as the main switching element, the maximum pulse width can be specified,
Countermeasures for saturation of pulse transformers are easy.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による同期整流回路のドライブ回路の回
路構成を示すブロック図。
FIG. 1 is a block diagram showing a circuit configuration of a drive circuit of a synchronous rectification circuit according to the present invention.

【図2】波形図。FIG. 2 is a waveform diagram.

【図3】従来技術による同期整流回路のドライブ回路の
回路構成を示すブロック図。
FIG. 3 is a block diagram showing a circuit configuration of a drive circuit of a synchronous rectification circuit according to a conventional technique.

【符号の説明】[Explanation of symbols]

1〜5 スイッチ素子 6,18 ダイオード 7,8 トランス 9 遅延回路 10 制御回路 11 直流電源 12,14 コンデンサ 13 リアクタ 15〜17 抵抗 1-5 switch elements 6,18 diode 7,8 transformer 9 Delay circuit 10 Control circuit 11 DC power supply 12, 14 capacitors 13 reactors 15-17 resistance

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 整流用スイッチ素子と還流用スイッチ素
子より成る同期整流回路を2次出力回路に設けたフォワ
ード・コンバータにおいて、 主トランスの1次コイルに接続した主スイッチ素子と制
御回路との間に設けた遅延回路と、 遅延回路と制御回路との間に設けた信号線を介してゲー
ト信号を入力してオン・オフ制御される第1のスイッチ
素子と、 第1のスイッチ素子を1次コイルの一端に接続すると共
に他端を制御電圧VCCに接続したパルストランスと、 パルストランスの2次コイルを介してゲート端子とソー
ス端子を接続すると共にドレイン端子を還流用スイッチ
素子のゲート端子に接続した第2のスイッチ素子と、 還流用スイッチ素子のゲート端子にカソード端子を接続
すると共にアノード端子を主トランスの2次コイルの一
端と整流用スイッチ素子との間に接続したダイオード
と、 によって同期整流回路のドライブ回路を構成し、主スイ
ッチ素子のオフに伴って生成される主トランスのフライ
バック電圧をダイオードを介してゲート端子に入力して
オンとなる還流用スイッチ素子のゲート端子に蓄積され
たエネルギーを、ドライブ回路を構成する第2のスイッ
チ素子のオンに伴って放電させ、還流用スイッチ素子を
オフとするように制御することを特徴とする同期整流回
路のドライブ回路。
1. A forward converter in which a secondary output circuit is provided with a synchronous rectifying circuit comprising a rectifying switch element and a freewheeling switch element, between a main switch element connected to a primary coil of a main transformer and a control circuit. A delay circuit provided in the first switch element, a first switch element that is turned on / off by inputting a gate signal through a signal line provided between the delay circuit and the control circuit, and a first switch element. A pulse transformer having one end connected to a coil and the other end connected to a control voltage V CC , and a gate terminal and a source terminal connected via a secondary coil of the pulse transformer, and a drain terminal connected to the gate terminal of the freewheeling switch element. The cathode terminal is connected to the gate terminal of the second switching element and the return switching element that are connected, and the anode terminal is connected to one end of the secondary coil of the main transformer. The drive circuit of the synchronous rectification circuit is configured by the diode connected between the rectifying switch element and the flyback voltage of the main transformer generated when the main switch element is turned off is input to the gate terminal via the diode. The energy stored in the gate terminal of the freewheeling switch element that is turned on is discharged with the second switch element that constitutes the drive circuit is turned on, and the freewheeling switch element is turned off. The drive circuit of the synchronous rectification circuit characterized by.
【請求項2】 制御回路から出力されるゲート信号を、
遅延回路を介して主スイッチ素子をオン・オフ制御する
ゲート信号Qと、前記ゲート信号Qと同相であってパル
ス幅の異なるゲート信号Q′とによって構成し、 ゲート信号Qに同期してオン・オフ制御される整流用ス
イッチ素子がオンとなる前に、ゲート信号Q′を入力し
てオンとなる第1のスイッチ素子を介して還流用スイッ
チ素子をオフとするようにしたことを特徴とする請求項
1に記載の同期整流器のドライブ回路。
2. A gate signal output from the control circuit,
A gate signal Q for controlling ON / OFF of the main switching element via a delay circuit and a gate signal Q'having the same phase as the gate signal Q but different pulse widths are used. Before the off-controlled rectifying switch element is turned on, the free wheeling switch element is turned off via the first switch element that is turned on by inputting the gate signal Q '. The drive circuit of the synchronous rectifier according to claim 1.
JP15802299A 1999-06-04 1999-06-04 Drive circuit for synchronous rectifier circuit Expired - Fee Related JP3483501B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15802299A JP3483501B2 (en) 1999-06-04 1999-06-04 Drive circuit for synchronous rectifier circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15802299A JP3483501B2 (en) 1999-06-04 1999-06-04 Drive circuit for synchronous rectifier circuit

Publications (2)

Publication Number Publication Date
JP2000350446A JP2000350446A (en) 2000-12-15
JP3483501B2 true JP3483501B2 (en) 2004-01-06

Family

ID=15662573

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15802299A Expired - Fee Related JP3483501B2 (en) 1999-06-04 1999-06-04 Drive circuit for synchronous rectifier circuit

Country Status (1)

Country Link
JP (1) JP3483501B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4845285B2 (en) * 2001-05-08 2011-12-28 新電元工業株式会社 MOSFET drive circuit
CN102185483B (en) * 2011-05-09 2013-07-24 广州金升阳科技有限公司 Synchronous rectification driving circuit of flyback converter
DE102019208944A1 (en) * 2019-06-19 2020-12-24 Robert Bosch Gmbh Circuit device and method for controlling a secondary side of a DC voltage converter

Also Published As

Publication number Publication date
JP2000350446A (en) 2000-12-15

Similar Documents

Publication Publication Date Title
JP4515683B2 (en) External drive system for synchronous rectification
US6038148A (en) Self-driven synchronous rectification scheme
US6819574B2 (en) Self-driven circuit for synchronous rectifier DC/DC converter
US20060209571A1 (en) DC converter
JP4605532B2 (en) Multi-output type switching power supply
JP3483501B2 (en) Drive circuit for synchronous rectifier circuit
US6239993B1 (en) Circuit associated with a power converter and method of operation thereof
JP2596142Y2 (en) Flyback type converter
JP3478693B2 (en) Switching power supply
JP3428008B2 (en) Output voltage detection circuit of switching power supply
JP4403663B2 (en) DC / DC converter
JP2882472B2 (en) Power supply circuit using power insulated gate type FET
JP3400425B2 (en) Chopper type switching power supply
JP3429420B2 (en) Switching power supply
JP2606997Y2 (en) Switching power supply
JP2974002B2 (en) Forward converter
JP4545988B2 (en) Synchronous rectifier converter
JP4845285B2 (en) MOSFET drive circuit
JP2000341943A (en) Reset circuit for forward converter having active clamp circuit
JPH09271167A (en) Synchronous rectifier circuit
JP3019717B2 (en) Switching power supply
JPH05300735A (en) Voltage-resonant switching power supply
JP2000184707A (en) Synchronous rectification circuit
JPH11150948A (en) Power supply equipment
JP2000358364A (en) Converter conducting pwm control on secondary side

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20030916

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081017

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081017

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091017

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091017

Year of fee payment: 6

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091017

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091017

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101017

Year of fee payment: 7

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101017

Year of fee payment: 7

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101017

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111017

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111017

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121017

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121017

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131017

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees