Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3549853B2 - Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor - Google Patents
[go: Go Back, main page]

JP3549853B2 - Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor - Google Patents

Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor Download PDF

Info

Publication number
JP3549853B2
JP3549853B2 JP2001112090A JP2001112090A JP3549853B2 JP 3549853 B2 JP3549853 B2 JP 3549853B2 JP 2001112090 A JP2001112090 A JP 2001112090A JP 2001112090 A JP2001112090 A JP 2001112090A JP 3549853 B2 JP3549853 B2 JP 3549853B2
Authority
JP
Japan
Prior art keywords
result
transmission line
error detection
error
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2001112090A
Other languages
Japanese (ja)
Other versions
JP2002314631A (en
Inventor
鉄也 島守
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Communication Systems Ltd
Original Assignee
NEC Communication Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Communication Systems Ltd filed Critical NEC Communication Systems Ltd
Priority to JP2001112090A priority Critical patent/JP3549853B2/en
Publication of JP2002314631A publication Critical patent/JP2002314631A/en
Application granted granted Critical
Publication of JP3549853B2 publication Critical patent/JP3549853B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Detection And Prevention Of Errors In Transmission (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は高速LANの伝送路監視回路及びそれに用いるシグナルデグレード閾値判定方法に関し、特にギガビットイーサネット(イーサネットは米国サン・マイクロシステムズ社の商標)等の高速LAN(Local Area Network)のシグナルデグレード閾値の判定に関する。
【0002】
【従来の技術】
近年、LANにおいては、10Mbpsや100Mbpsという伝送速度に代わって、ネットワーク内で1000Mbpsの速度でデータを伝送する方式が標準化されている。この方式についてはIEEE 802.3zで規定されている。
【0003】
上記の伝送方式では帯域幅が広いため、マルチメディアあるいはその他のトラフィック量の多いものも、より簡単にLANに取込むことができ、10Mbpsや100MbpsのLANと同じフレームフォーマットが用いられている。
【0004】
【発明が解決しようとする課題】
上述した従来の高速LANでは、これまで上位レイヤでの監視が行われているため、伝送路の監視が行われていないが、伝送信号が大容量となるにしたがって伝送路障害の影響が大きくなるので、伝送路の監視が必要になる。
【0005】
また、上位レイヤの監視ではend−to−endのみの監視となり、複数の伝送路(装置)を通過する場合、どこかで伝送路が悪化しても、どの伝送路で悪化したのかを判定することができない。
【0006】
そこで、本発明の目的は上記の問題点を解消し、どの伝送路で悪化したのかを判定することができ、伝送品質を保つことができる高速LANの伝送路監視回路及びそれに用いるシグナルデグレード閾値判定方法を提供することにある。
【0007】
【課題を解決するための手段】
本発明による高速LANの伝送路監視回路は、高速LAN(Local Area Network)のインタフェースを持つ装置において少なくとも伝送路の監視を行う伝送路監視回路であって、前記高速LANからの8B/10B(8ビット/10ビット)符号化のエラー検出を用いて前記伝送路のシグナルデグレードの監視を行う監視手段を備え
前記監視手段は、前記8B/10B符号化された信号の変換時の8B/10B符号則違反を検出する手段と、前記エラー検出の結果を丸め込んでエラー信号として出力する手段とを具備し、
前記エラー検出の結果を丸め込む手段は、8KHz区間内の8B/10Bのエラーを丸め込んでいる。
【0008】
本発明による高速LANのシグナルデグレード閾値判定方法は、高速LAN(Local Area Network)のインタフェースを持つ装置において少なくとも伝送路の監視を行う伝送路監視回路のシグナルデグレード閾値判定方法であって、前記高速LANからの8B/10B(8ビット/10ビット)符号化のエラー検出を用いて前記伝送路のシグナルデグレードの監視を行うステップを備え
前記伝送路のシグナルデグレードの監視を行うステップは、前記8B/10B符号化された信号の変換時の8B/10B符号則違反を検出するステップと、前記エラー検出の結果を丸め込んでエラー信号として出力するステップとを具備し、
前記エラー検出の結果を丸め込むステップは、8KHz区間内の8B/10Bのエラーを丸め込むようにしている。
【0009】
すなわち、本発明の高速LANのシグナルデグレード閾値判定方法は、高速LANのインタフェースを持つ装置において、伝送路等のシグナルデグレード(エラーレート)の監視に、8B/10B(8ビット/10ビット)符号化のエラー検出を用いている。
【0010】
STM(Synchronous Ttansfer Mode:同期転送モード)の装置ではB1,B2を用いてエラーレートを測定し、設定された閾値以上であれば警報を発出している。本発明では上記の8KHz区間内の8B/10Bのエラーを8bit等に丸め込むことで、STMのB1等と同様の処理を可能としている。
【0011】
高速LANでは上位レイヤでの監視が行われているため、伝送路の監視が行われることがないが、本発明では伝送路毎(装置毎)に伝送路の監視を行うことが可能となり、伝送路の状況が悪化した場合に警報を上げたり、より良い伝送路への切替えを行うことで、伝送品質を保つことが可能となる。
【0012】
【発明の実施の形態】
次に、本発明の実施例について図面を参照して説明する。図1は本発明の一実施例による伝送路監視回路の構成を示すブロック図である。図1において、本発明の一実施例による伝送路監視回路は8B/10Bエラー検出部1と、BIP(Bit Interleaved Parity)2とから構成されている。
【0013】
8B/10Bエラー検出部1は高速LAN[例えば、ギガビットイーサネット(イーサネットは米国サン・マイクロシステムズ社の商標)]から受信した8B/10B符号化された信号の復号化(あるいは符号化)を行う10B/8B変換部11と、その8B/10B符号化信号の復号化時(あるいは符号化時)の8B/10B符号則違反の検出結果からエラービット列を生成して出力するエラービット列生成部12とから構成されている。
【0014】
BIP2は8B/10Bエラー検出部1からのエラービット列に対して8KHz区間のエラーのビットインタリーブパリティ(bit interleaved parity)を行って丸め込むBIP部21から構成されている。
【0015】
図2は本発明の一実施例による伝送路監視回路の動作を示すフローチャートである。これら図1及び図2を参照して本発明の一実施例による伝送路監視回路について説明する。
【0016】
8B/10Bエラー検出部1は1.25Gbpsの高速LANの8B/10B符号化された信号(10ビットの信号)が入力されると(図2ステップS1)、8B/10B符号化された信号を復号化(10B/8B変換)し、復号化の際に符号則違反を検出し(図2ステップS2)、そのエラー検出結果から125Mbpsのエラービット列を生成してBIP2に出力する(図2ステップS3)。
【0017】
BIP2では8B/10Bエラー検出部1から入力されるエラービット列を受信すると(図2ステップS4)、8KHz区間のエラーのビットインタリーブパリティ(bit interleaved parity)を行って丸め込み、エラー信号として出力する(図2ステップS5)。
【0018】
8KHz区間毎に丸め込まれたエラー信号(ExOR結果)はSTMのB1,B2等のようにシグナルデグレードの判定やエラー数のカウント等に使用することができる。
【0019】
8B/10B符号化の場合には8B変換時に、その8ビットのエラーが判定され、その時点で8ビット(あるいは10ビット)のエラーが1ビットに丸め込まれている。STMのB1と同様に考えるために、判定されたエラーのBIP−8を行い、8K間BIP−8を行った結果をエラー数とする。
【0020】
このように、上記の方法によって伝送路毎(装置毎)に伝送路の監視を行うことができ、伝送路の状況が悪化した場合に警報を上げたり、より良い伝送路への切替えを行うことで伝送品質を保つことができる。
【0021】
図3は本発明の他の実施例による伝送路監視回路の構成を示すブロック図である。図3において、本発明の他の実施例による伝送路監視回路ではBIP3にExOR回路31を用いるようにした以外は図1に示す本発明の一実施例による伝送路監視回路と同様の構成となっており、同一構成要素には同一符号を付してある。また、同一構成要素の動作は本発明の一実施例による伝送路監視回路と同様である。
【0022】
BIP3は8B/10Bエラー検出部1からのエラービット列に対して8KHz区間のエラーのExOR(排他的論理和)を8K毎に行って丸め込むExOR回路31から構成されている。
【0023】
図4は本発明の他の実施例による伝送路監視回路の動作例を示す図であり、図5は本発明の他の実施例による伝送路監視回路の動作を示すフローチャートである。これら図3〜図5を参照して本発明の他の実施例による伝送路監視回路について説明する。
【0024】
8B/10Bエラー検出部1は1.25Gbpsの高速LANの8B/10B符号化された信号(10ビットの信号)が入力されると(図5ステップS11)、8B/10B符号化された信号を復号化(10B/8B変換)し、復号化の際に符号則違反を検出し(図5ステップS12)、そのエラー検出結果から125Mbpsのエラービット列を生成してBIP3に出力する(図5ステップS13)。
【0025】
BIP3では8B/10Bエラー検出部1から入力されるエラービット列を受信すると(図5ステップS14)、8KHz区間のエラーのExORを8KHz区間毎に行って丸め込み、エラー信号として出力する(図5ステップS15)。
【0026】
8KHz区間毎に丸め込まれたエラー信号(ExOR結果)はSTMのB1,B2等のようにシグナルデグレードの判定やエラー数のカウント等に使用することができる。
【0027】
このように、上記の方法によって伝送路毎(装置毎)に伝送路の監視を行うことができ、伝送路の状況が悪化した場合に警報を上げたり、より良い伝送路への切替えを行うことで伝送品質を保つことができる。尚、本発明の一実施例及び他の実施例は8B/10B符号を用いたファイバチャネル等のインタフェースを備えた装置に適用することが可能である。
【0028】
【発明の効果】
以上説明したように本発明によれば、高速LANのインタフェースを持つ装置において、高速LANからの8B/10B(8ビット/10ビット)符号化のエラー検出を用いて伝送路のシグナルデグレードの監視を行うことによって、どの伝送路で悪化したのかを判定することができ、伝送品質を保つことができるという効果がある。
【図面の簡単な説明】
【図1】本発明の一実施例による伝送路監視回路の構成を示すブロック図である。
【図2】本発明の一実施例による伝送路監視回路の動作を示すフローチャートである。
【図3】本発明の他の実施例による伝送路監視回路の構成を示すブロック図である。
【図4】本発明の他の実施例による伝送路監視回路の動作例を示す図である。
【図5】本発明の他の実施例による伝送路監視回路の動作を示すフローチャートである。
【符号の説明】
1 8B/10Bエラー検出部
2,3 BIP
11 10B/8B変換部
12 エラービット列生成部
21 BIP部
31 ExOR回路
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a transmission line monitoring circuit for a high-speed LAN and a method for determining a signal degrade threshold used therefor, and more particularly to a determination of a signal degrade threshold for a high-speed LAN (Local Area Network) such as a gigabit Ethernet (Ethernet is a trademark of Sun Microsystems, Inc.). About.
[0002]
[Prior art]
In recent years, a method of transmitting data at a speed of 1000 Mbps in a network instead of a transmission speed of 10 Mbps or 100 Mbps in a LAN has been standardized. This method is specified in IEEE 802.3z.
[0003]
Since the above-mentioned transmission method has a wide bandwidth, multimedia or other data having a large traffic volume can be more easily taken into a LAN, and the same frame format as that of a 10 Mbps or 100 Mbps LAN is used.
[0004]
[Problems to be solved by the invention]
In the above-described conventional high-speed LAN, the monitoring of the transmission path is not performed because the monitoring is performed in the upper layer so far. However, the influence of the transmission path failure increases as the transmission signal increases in capacity. Therefore, it is necessary to monitor the transmission path.
[0005]
In the monitoring of the upper layer, only the end-to-end monitoring is performed, and when passing through a plurality of transmission paths (devices), even if the transmission path deteriorates somewhere, it is determined which transmission path has deteriorated. I can't.
[0006]
SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to solve the above-mentioned problems, to determine which transmission path has deteriorated, to maintain a transmission quality, to monitor a transmission path of a high-speed LAN, and to determine a signal degrading threshold used for the circuit. It is to provide a method.
[0007]
[Means for Solving the Problems]
A transmission line monitoring circuit for a high-speed LAN according to the present invention is a transmission line monitoring circuit for monitoring at least a transmission line in a device having a high-speed LAN (Local Area Network) interface, and includes an 8B / 10B (8 Monitoring means for monitoring the signal degradation of the transmission line using error detection of the encoding method .
The monitoring means includes: means for detecting an 8B / 10B coding rule violation when converting the 8B / 10B coded signal; and means for rounding a result of the error detection and outputting the result as an error signal.
The means for rounding the result of the error detection rounds an error of 8B / 10B in the 8 KHz section .
[0008]
A signal degradation threshold determination method for a high-speed LAN according to the present invention is a signal degradation threshold determination method for a transmission line monitoring circuit that monitors at least a transmission line in a device having a high-speed LAN (Local Area Network) interface, Monitoring the signal degradation of the transmission line using error detection of 8B / 10B (8 bits / 10 bits) encoding from
The step of monitoring the signal degradation of the transmission path includes the step of detecting an 8B / 10B coding rule violation when converting the 8B / 10B coded signal, and rounding the result of the error detection and outputting the result as an error signal. And the step of
In the step of rounding the result of the error detection, an error of 8B / 10B in an 8 KHz section is rounded .
[0009]
In other words, the signal degrading threshold determination method for a high-speed LAN according to the present invention uses 8B / 10B (8-bit / 10-bit) coding for monitoring signal degrading (error rate) of a transmission line or the like in a device having a high-speed LAN interface. Error detection is used.
[0010]
An STM (Synchronous Transfer Mode) device measures the error rate using B1 and B2, and issues an alarm if the error rate is equal to or higher than a set threshold. In the present invention, by rounding the 8B / 10B error within the 8 KHz section to 8 bits or the like, the same processing as that of the STM B1 or the like is enabled.
[0011]
In a high-speed LAN, monitoring is performed in an upper layer, so that transmission lines are not monitored. However, according to the present invention, transmission lines can be monitored for each transmission line (each device). It is possible to maintain transmission quality by raising an alarm or switching to a better transmission path when the condition of the path deteriorates.
[0012]
BEST MODE FOR CARRYING OUT THE INVENTION
Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a block diagram showing a configuration of a transmission line monitoring circuit according to one embodiment of the present invention. In FIG. 1, a transmission line monitoring circuit according to one embodiment of the present invention includes an 8B / 10B error detection unit 1 and a BIP (Bit Interleaved Parity) 2.
[0013]
The 8B / 10B error detector 1 decodes (or encodes) an 8B / 10B coded signal received from a high-speed LAN (for example, Gigabit Ethernet (Ethernet is a trademark of Sun Microsystems, Inc.)). / 8B conversion section 11 and error bit string generation section 12 which generates and outputs an error bit string from the detection result of the 8B / 10B coding rule violation at the time of decoding (or at the time of encoding) the 8B / 10B coded signal. It is configured.
[0014]
The BIP 2 includes a BIP unit 21 that performs bit interleaved parity (bit interleaved parity) of an error in an 8 KHz section on the error bit string from the 8B / 10B error detection unit 1 and rounds it.
[0015]
FIG. 2 is a flowchart showing the operation of the transmission line monitoring circuit according to one embodiment of the present invention. A transmission line monitoring circuit according to an embodiment of the present invention will be described with reference to FIGS.
[0016]
When an 8B / 10B encoded signal (10-bit signal) of a 1.25 Gbps high-speed LAN is input (step S1 in FIG. 2), the 8B / 10B error detector 1 converts the 8B / 10B encoded signal. It decodes (10B / 8B conversion), detects a coding rule violation at the time of decoding (step S2 in FIG. 2), generates an error bit string of 125 Mbps from the error detection result, and outputs it to BIP2 (step S3 in FIG. 2). ).
[0017]
When the BIP 2 receives the error bit string input from the 8B / 10B error detection unit 1 (step S4 in FIG. 2), it performs bit interleaved parity (bit interleaved parity) of the error in the 8 KHz section, rounds it, and outputs it as an error signal (FIG. 2). 2 steps S5).
[0018]
The error signal (ExOR result) rounded for each 8 KHz section can be used for determination of signal degrade, counting of the number of errors, and the like as in B1, B2, and the like of STM.
[0019]
In the case of 8B / 10B encoding, an error of 8 bits is determined at the time of 8B conversion, and an error of 8 bits (or 10 bits) is rounded to 1 bit at that time. In order to consider in the same way as B1 of STM, BIP-8 of the determined error is performed, and the result of performing BIP-8 for 8K is defined as the number of errors.
[0020]
As described above, the transmission line can be monitored for each transmission line (each device) by the above-described method, and when the condition of the transmission line is deteriorated, an alarm is raised or switching to a better transmission line is performed. Thus, transmission quality can be maintained.
[0021]
FIG. 3 is a block diagram showing a configuration of a transmission line monitoring circuit according to another embodiment of the present invention. In FIG. 3, the transmission line monitoring circuit according to another embodiment of the present invention has the same configuration as the transmission line monitoring circuit according to the embodiment of the present invention shown in FIG. 1 except that the ExOR circuit 31 is used for the BIP3. The same components are denoted by the same reference numerals. The operation of the same component is the same as that of the transmission line monitoring circuit according to the embodiment of the present invention.
[0022]
The BIP 3 includes an ExOR circuit 31 that performs an ExOR (exclusive OR) of an error in an 8 KHz section on the error bit string from the 8B / 10B error detection unit 1 every 8K and rounds the result.
[0023]
FIG. 4 is a diagram showing an operation example of a transmission line monitoring circuit according to another embodiment of the present invention, and FIG. 5 is a flowchart showing an operation of the transmission line monitoring circuit according to another embodiment of the present invention. A transmission line monitoring circuit according to another embodiment of the present invention will be described with reference to FIGS.
[0024]
When an 8B / 10B encoded signal (10-bit signal) of a 1.25 Gbps high-speed LAN is input (step S11 in FIG. 5), the 8B / 10B error detection unit 1 converts the 8B / 10B encoded signal. It decodes (10B / 8B conversion), detects a coding rule violation at the time of decoding (step S12 in FIG. 5), generates an error bit string of 125 Mbps from the error detection result, and outputs it to BIP3 (step S13 in FIG. 5). ).
[0025]
When the BIP 3 receives the error bit string input from the 8B / 10B error detection unit 1 (Step S14 in FIG. 5), it performs ExOR of the error in the 8 KHz section for every 8 KHz section, rounds it, and outputs it as an error signal (Step S15 in FIG. 5). ).
[0026]
The error signal (ExOR result) rounded for each 8 KHz section can be used for determination of signal degrade, counting of the number of errors, and the like as in B1, B2, and the like of STM.
[0027]
As described above, the transmission line can be monitored for each transmission line (each device) by the above-described method, and when the condition of the transmission line is deteriorated, an alarm is raised or switching to a better transmission line is performed. Thus, transmission quality can be maintained. It should be noted that one embodiment and other embodiments of the present invention can be applied to an apparatus having an interface such as a fiber channel using an 8B / 10B code.
[0028]
【The invention's effect】
As described above, according to the present invention, in a device having a high-speed LAN interface, monitoring of signal degradation of a transmission path using error detection of 8B / 10B (8 bits / 10 bits) encoding from a high-speed LAN. By doing so, it is possible to determine which transmission path has deteriorated, and it is possible to maintain the transmission quality.
[Brief description of the drawings]
FIG. 1 is a block diagram showing a configuration of a transmission line monitoring circuit according to one embodiment of the present invention.
FIG. 2 is a flowchart showing an operation of the transmission line monitoring circuit according to one embodiment of the present invention.
FIG. 3 is a block diagram showing a configuration of a transmission line monitoring circuit according to another embodiment of the present invention.
FIG. 4 is a diagram illustrating an operation example of a transmission line monitoring circuit according to another embodiment of the present invention.
FIG. 5 is a flowchart showing an operation of a transmission line monitoring circuit according to another embodiment of the present invention.
[Explanation of symbols]
18B / 10B error detector 2, 3 BIP
11 10B / 8B conversion unit 12 Error bit string generation unit 21 BIP unit 31 ExOR circuit

Claims (6)

高速LAN(Local Area Network)のインタフェースを持つ装置において少なくとも伝送路の監視を行う伝送路監視回路であって、前記高速LANからの8B/10B(8ビット/10ビット)符号化のエラー検出を用いて前記伝送路のシグナルデグレードの監視を行う監視手段を有し、
前記監視手段は、前記8B/10B符号化された信号の変換時の8B/10B符号則違反を検出する手段と、前記エラー検出の結果を丸め込んでエラー信号として出力する手段とを含み、
前記エラー検出の結果を丸め込む手段は、8KHz区間内の8B/10Bのエラーを丸め込むことを特徴とする伝送路監視回路。
A transmission line monitoring circuit for monitoring at least a transmission line in a device having a high-speed LAN (Local Area Network) interface, using an error detection of 8B / 10B (8 bits / 10 bits) encoding from the high-speed LAN. have a monitoring means for monitoring the signal degrade of the transmission path Te,
The monitoring means includes means for detecting an 8B / 10B coding rule violation when converting the 8B / 10B coded signal, and means for rounding the result of the error detection and outputting the result as an error signal,
The transmission line monitoring circuit, wherein the means for rounding the result of the error detection rounds an 8B / 10B error within an 8 KHz section .
前記エラー検出の結果を丸め込む手段は、前記エラー検出の結果から生成されるエラービット列に対してビットインタリーブパリティを行う手段を含むことを特徴とする請求項1記載の伝送路監視回路。2. The transmission line monitoring circuit according to claim 1 , wherein the means for rounding the result of the error detection includes means for performing a bit interleave parity on an error bit string generated from the result of the error detection. 前記エラー検出の結果を丸め込む手段は、前記エラー検出の結果の論理和演算を行う手段を含むことを特徴とする請求項1記載の伝送路監視回路。2. The transmission line monitoring circuit according to claim 1 , wherein the means for rounding the result of the error detection includes means for performing a logical sum operation on the result of the error detection. 高速LAN(Local Area Network)のインタフェースを持つ装置において少なくとも伝送路の監視を行う伝送路監視回路のシグナルデグレード閾値判定方法であって、前記高速LANからの8B/10B(8ビット/10ビット)符号化のエラー検出を用いて前記伝送路のシグナルデグレードの監視を行うステップを有し、
前記伝送路のシグナルデグレードの監視を行うステップは、前記8B/10B符号化された信号の変換時の8B/10B符号則違反を検出するステップと、前記エラー検出の結果を丸め込んでエラー信号として出力するステップとを含み、
前記エラー検出の結果を丸め込むステップは、8KHz区間内の8B/10Bのエラーを丸め込むようにしたことを特徴とするシグナルデグレード閾値判定方法。
A signal degrading threshold determination method for a transmission line monitoring circuit that monitors at least a transmission line in a device having an interface of a high-speed LAN (Local Area Network), comprising: an 8B / 10B (8-bit / 10-bit) code from the high-speed LAN. have a step of monitoring the signal degrade of the transmission path using the error detection of,
The step of monitoring the signal degradation of the transmission path includes the step of detecting an 8B / 10B coding rule violation when converting the 8B / 10B coded signal, and rounding the result of the error detection and outputting the result as an error signal. And the step of
A signal degrading threshold determination method, wherein the step of rounding the error detection result rounds an 8B / 10B error in an 8 KHz section .
前記エラー検出の結果を丸め込むステップは、前記エラー検出の結果から生成されるエラービット列に対してビットインタリーブパリティを行うステップを含むことを特徴とする請求項4記載のシグナルデグレード閾値判定方法。The method according to claim 4 , wherein the step of rounding the result of the error detection includes a step of performing a bit interleave parity on an error bit string generated from the result of the error detection. 前記エラー検出の結果を丸め込むステップは、前記エラー検出の結果の論理和演算を行うステップを含むことを特徴とする請求項4記載のシグナルデグレード閾値判定方法。The method according to claim 4 , wherein the step of rounding the result of the error detection includes a step of performing a logical sum operation on the result of the error detection.
JP2001112090A 2001-04-11 2001-04-11 Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor Expired - Lifetime JP3549853B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001112090A JP3549853B2 (en) 2001-04-11 2001-04-11 Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001112090A JP3549853B2 (en) 2001-04-11 2001-04-11 Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor

Publications (2)

Publication Number Publication Date
JP2002314631A JP2002314631A (en) 2002-10-25
JP3549853B2 true JP3549853B2 (en) 2004-08-04

Family

ID=18963560

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001112090A Expired - Lifetime JP3549853B2 (en) 2001-04-11 2001-04-11 Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor

Country Status (1)

Country Link
JP (1) JP3549853B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5250505B2 (en) * 2009-08-14 2013-07-31 アンリツ株式会社 Mobile communication device test system and test method

Also Published As

Publication number Publication date
JP2002314631A (en) 2002-10-25

Similar Documents

Publication Publication Date Title
US7296211B2 (en) System and method for transferring data on a data link
US5668810A (en) Data transmission protocol method and apparatus
US7818634B2 (en) Detecting method and system for consistency of link scrambling configuration
JP5522547B2 (en) Method and device for realizing data error reporting
JP3554728B2 (en) Purifying Fiber Channel Frame
US6983403B2 (en) Detecting bit errors in a communications system
CN109274600B (en) A method, network device and system for detecting block transmission and reception
JP3669961B2 (en) Wireless packet transmitting / receiving apparatus and method
WO2002035761A2 (en) Method for superimposing a sequence number in an error detection code (crc) in a data network
CN101682459A (en) Response to OTUK-BDI for ITN interfaces to restore bidirectional communications
US7555700B2 (en) Data repeating device and data communications system with adaptive error correction
KR20070023690A (en) Method And Apparatus For Delineating DATA In an FEC-coded Ethernet Frame
US6920604B2 (en) Systems and methods for high speed serial encoding and decoding for data and control interfaces
US6918070B1 (en) Network performance monitoring and restoration based on transmission code violations
CN101047477A (en) Signal degrade detecting method, signal restoration detecting method, devices for those methods, and traffic transmission system
WO2019015462A1 (en) Method for sending detection block and method for receiving detection block, and network device and system
US20020131115A1 (en) Wavelength multiplex transmission method and system
JPH0715484A (en) Method and equipment for data communication
JPH0258816B2 (en)
JP3549853B2 (en) Transmission line monitoring circuit for high-speed LAN and signal degradation threshold determination method used therefor
JP3497435B2 (en) Data transmission error monitoring system, data transmission device, data reception device, and data transmission error monitoring method
US20060015790A1 (en) Low overhead coding techniques
CN113726475A (en) Code block processing method and device
US20020122223A1 (en) Data path architecture for light layer 1 OEO switch
RU2711354C1 (en) Method of transmitting data over asynchronous communication networks with the possibility of recovering data upon loss thereof due to presence of connection errors in communication networks

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040127

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040322

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040406

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040421

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 3549853

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080430

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090430

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100430

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110430

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120430

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120430

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130430

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130430

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140430

Year of fee payment: 10

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term