Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3861027B2 - Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board - Google Patents
[go: Go Back, main page]

JP3861027B2 - Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board - Google Patents

Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board Download PDF

Info

Publication number
JP3861027B2
JP3861027B2 JP2002164053A JP2002164053A JP3861027B2 JP 3861027 B2 JP3861027 B2 JP 3861027B2 JP 2002164053 A JP2002164053 A JP 2002164053A JP 2002164053 A JP2002164053 A JP 2002164053A JP 3861027 B2 JP3861027 B2 JP 3861027B2
Authority
JP
Japan
Prior art keywords
circuit board
cable
conductive layer
manufacturing
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2002164053A
Other languages
Japanese (ja)
Other versions
JP2004014678A (en
Inventor
原 貞 生 篠
橋 信 也 船
木 大 輔 八
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Mektron KK
Original Assignee
Nippon Mektron KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Mektron KK filed Critical Nippon Mektron KK
Priority to JP2002164053A priority Critical patent/JP3861027B2/en
Publication of JP2004014678A publication Critical patent/JP2004014678A/en
Application granted granted Critical
Publication of JP3861027B2 publication Critical patent/JP3861027B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Description

【0001】
【産業上の利用分野】
本発明は、電子機器に用いられる回路基板に係り、とくに複数の部品実装部がケーブル部により接続されてなる回路基板を製造するための母体基板および回路基板の製造方法に関する。
【0002】
【従来の技術】
この種の回路基板は、電子部品を実装して機器に搭載される。電子機器ではコンパクト化が常に課題となっており、部品実装を立体的に行う必要がある。そのために回路基板を折り曲げることが要求され、特開2001-111225号に示される部品実装部をケーブル部で接続した回路基板が提供されている。
【0003】
この回路基板は、部品実装の後に可撓性のあるケーブル部で折り曲げることにより立体配置が可能であり、空間を有効に使用することができるからコンパクト化が達成される。
【0004】
【発明が解決しようとする課題】
ここにおいて、ケーブル部は、長くて微細な回路が集中的に設けられていることが多いから、外部からの電磁波の影響を受け易い。その対策として、銀蒸着シートなどの導電層を装着することが行われている。
【0005】
しかしながら、この導電層の装着位置良否についての検査は目視によっており、多量の検査は困難である。一方、導電層の装着は、手作業によっており、位置ずれ、しわ、貼り忘れなどが起き易い。
【0006】
このため、導電層の装着位置の良否を容易に検知できるようにすることが望まれている。
【0007】
本発明は上述の点を考慮してなされたもので、回路基板における部品実装部を接続するケーブル部に設けられた導電層が適正位置に装着されたか否かを容易かつ正確に検知しうるような構造の回路基板製造用の母体基板、および回路基板の製造方法を提供することを目的とする。
【0008】
【課題を解決するための手段】
上記目的達成のため、本発明では、
複数の部品実装部相互間をケーブル部により接続してなる回路基板であって、前記ケーブル部には電磁波を遮断するための導電層が設けられてなる回路基板を打ち抜き製造するための母体基板において、前記母体基板における捨て板部分であって前記ケーブル部にごく近い部分に、前記ケーブル部に対して所定の距離を有するように形成された複数の回路パターン対を設けたことを特徴とするケーブル部を有する回路基板製造用母体基板、および
複数の部品実装部相互間をケーブル部により接続してなる回路基板であって、前記ケーブル部には電磁波を遮蔽するための導電層が設けられてなる回路基板を、母体基板から打ち抜いて製造する製造方法において、前記母体基板における捨て板部分であって前記ケーブル部にごく近い部分に、前記ケーブル部に対して所定の距離を有する複数の回路パターン対を形成し、前記ケーブル部を被うとともに、前記複数の回路パターン対における先端部間に所定寸法の導電路を形成するように導電層を形成し、前記複数の回路パターン対と前記導電層との接続部分と前記ケーブル部との間の部分を打ち抜き除去するようにしたことを特徴とする回路基板の製造方法、
を提供するものである。
【0009】
【発明の実施の形態】
図1は、本発明の一実施例を示す平面図である。この図1に示した状態は、母体基板10に部品実装部1a,1bおよびケーブル部2が形成され、かつ母体基板10の捨て板部分におけるケーブル部2の近傍には検査用回路パターン3aないし3hおよび位置合わせ用ガイド穴4が形成されたものであり、導電層が装着される前の状態を示している。
【0010】
検査用回路パターン3aないし3hは、ケーブル部2から所定距離の4つの位置に一対づつ合計4対が形成されている。そして、検査用回路パターン3a−3hは、各対の先端が後述する導電層に対して所定距離の位置になるように設けられている。また、その数は、図示の場合4対であるが、これより多ければより正確に検知ができる。他方、必要がなければ3対以下としてもよい。
【0011】
この母体基板10は、4層基板であり、部品実装部1aおよび1bの第2層および第3層にケーブル部2に連なるケーブルが形成されている。
【0012】
図2は、図1の状態の母体基板10におけるケーブル部2およびその近傍を被うように導電層5を設けた状態を示している。導電層5は、符号a,b,c,dで囲まれた範囲の、ケーブル部2を一回り大きくした形状であり、その周縁部が検査用回路パターン3aないし3hの先端部と重なるように設けられる。そして、導電層5が正しく装着された場合、導電層5が検査用回路パターン3aないし3hの先端部を所定長Sだけ被うようになる。
【0013】
この結果、検査用回路パターンの対に検査用プローブ付きの検査治具を接触させれば、例えば3a,3bが導電層5により接続された状態となり、他の対でも同様に接続された状態となる。この結果、ケーブル部2の4隅に設けられた検査用回路パターン対は全て接続された状態となる。
【0014】
そして、所定長Sを小さく設定すればするほど、不接続状態が生じ易くなり、導電層5の装着精度を厳しく問うことになる。
【0015】
仮に、1箇所でも不接続状態となると、導電層5は傾いて装着されていることになる。また、装着されている筈の導電層5がなければ、全ての回路パターン対が不接続状態となり、貼り忘れが検知される。
【0016】
なお、ケーブル部2の両側にある符号6で示した部分は、後に打ち抜きにより除去される。この際、導電層5のうち母体基板10の捨て板部分にあるものも一緒に除去される。
【0017】
図3は、導電層5がかなりずれて装着された状態を示している。図示のように、4対の検査用回路パターンのうちパターン3c,3d間が不接続状態であり、他の3対は接続されている。これは、図示の場合、導電層5が図示左側に傾いているときに起きる。さらに左に傾くと、パターン3e,3f間が不接続状態となるし、右に傾けば現在接続状態の他のパターン間が不接続状態となる。
【0018】
このように、導電層5の傾き状態に応じて回路パターン対の何れかが不接続状態となる。
【0019】
(変形例)
上記実施例では、4層回路基板の例を示したが、ケーブル部で接続された回路基板には層構成に関わらず本発明を適用することができる。
【0020】
【発明の効果】
本発明は上述のように、複数の部品実装部相互間をケーブル部により接続してなる回路基板のケーブル部に設けられる導電層の装着位置良否を、検査用回路パターン対の接続いかんによって検知するようにしたため、従来の目視判別に比べて格段に正確かつ迅速に不良検査することができる。
【図面の簡単な説明】
【図1】本発明の一実施例の導電層が形成される前の構成を示す平面図。
【図2】図1の実施例の導電層が形成された後の構成を示す平面図。
【図3】同じく導電層が傾いて形成された場合を示す平面図。
【符号の説明】
1 部品実装部
2 ケーブル部
3 検査用回路パターン
4 位置合わせ用ガイド穴
5 導電層
6 打ち抜き部
10 母体基板
S 検査用回路パターンと導電層との重なり長
[0001]
[Industrial application fields]
The present invention relates to a circuit board used in an electronic apparatus, and more particularly to a base board and a circuit board manufacturing method for manufacturing a circuit board in which a plurality of component mounting parts are connected by a cable part.
[0002]
[Prior art]
This type of circuit board is mounted on equipment by mounting electronic components. In electronic devices, downsizing has always been an issue, and it is necessary to mount components three-dimensionally. Therefore, it is required to bend the circuit board, and there is provided a circuit board in which component mounting parts disclosed in JP-A-2001-111225 are connected by a cable part.
[0003]
This circuit board can be three-dimensionally arranged by bending it with a flexible cable part after component mounting, and space can be used effectively, so that compactness is achieved.
[0004]
[Problems to be solved by the invention]
Here, since the cable portion is often provided with long and fine circuits in a concentrated manner, the cable portion is easily affected by electromagnetic waves from the outside. As a countermeasure, a conductive layer such as a silver vapor deposition sheet is attached.
[0005]
However, the inspection of whether or not the mounting position of the conductive layer is good is visually, and a large amount of inspection is difficult. On the other hand, mounting of the conductive layer is performed manually, and misalignment, wrinkles, forgetting to stick, and the like are likely to occur.
[0006]
For this reason, it is desired to be able to easily detect the quality of the mounting position of the conductive layer.
[0007]
The present invention has been made in consideration of the above-described points, and can easily and accurately detect whether or not the conductive layer provided on the cable portion connecting the component mounting portion on the circuit board is mounted at an appropriate position. An object of the present invention is to provide a mother board for manufacturing a circuit board having a simple structure and a method for manufacturing the circuit board.
[0008]
[Means for Solving the Problems]
In order to achieve the above object, in the present invention,
A circuit board in which a plurality of component mounting parts are connected to each other by a cable part, wherein the cable part is provided with a conductive layer for blocking electromagnetic waves, and a mother board for punching and manufacturing a circuit board A cable having a plurality of circuit pattern pairs formed so as to have a predetermined distance with respect to the cable portion at a portion of the mother board that is a waste plate portion and is very close to the cable portion. Circuit board manufacturing mother board having a portion and a circuit board in which a plurality of component mounting portions are connected to each other by a cable portion, and the cable portion is provided with a conductive layer for shielding electromagnetic waves In the manufacturing method in which the circuit board is manufactured by punching from the base substrate, the portion of the base plate that is a discarded plate portion and very close to the cable portion, Forming a plurality of circuit pattern pairs having a predetermined distance with respect to the cable portion, covering the cable portion, and forming a conductive path of a predetermined dimension between the tip portions of the plurality of circuit pattern pairs. A method of manufacturing a circuit board, wherein a portion between a connection portion between the plurality of circuit pattern pairs and the conductive layer and the cable portion is punched and removed,
Is to provide.
[0009]
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 is a plan view showing an embodiment of the present invention. In the state shown in FIG. 1, the component mounting portions 1a and 1b and the cable portion 2 are formed on the mother board 10, and the circuit patterns 3a to 3h for inspection are provided in the vicinity of the cable portion 2 in the discarded plate portion of the mother board 10. And the alignment guide hole 4 is formed, and shows a state before the conductive layer is mounted.
[0010]
The inspection circuit patterns 3a to 3h are formed in a total of four pairs, one pair at four positions at a predetermined distance from the cable portion 2. The inspection circuit patterns 3a to 3h are provided so that the ends of each pair are located at a predetermined distance from a conductive layer described later. In addition, the number is four pairs in the case of illustration, but more can be detected more accurately. On the other hand, if it is not necessary, it may be 3 pairs or less.
[0011]
The base substrate 10 is a four-layer substrate, and cables connected to the cable portion 2 are formed on the second and third layers of the component mounting portions 1a and 1b.
[0012]
FIG. 2 shows a state in which the conductive layer 5 is provided so as to cover the cable portion 2 and the vicinity thereof in the base substrate 10 in the state of FIG. The conductive layer 5 has a shape that is slightly larger than the cable portion 2 in the range surrounded by the symbols a, b, c, and d, so that the peripheral edge thereof overlaps the tip portions of the inspection circuit patterns 3a to 3h. Provided. When the conductive layer 5 is correctly mounted, the conductive layer 5 covers the tip portions of the inspection circuit patterns 3a to 3h by a predetermined length S.
[0013]
As a result, if an inspection jig with an inspection probe is brought into contact with the pair of inspection circuit patterns, for example, 3a and 3b are connected by the conductive layer 5, and the other pairs are also connected in the same manner. Become. As a result, the inspection circuit pattern pairs provided at the four corners of the cable portion 2 are all connected.
[0014]
And the smaller the predetermined length S is set, the easier it is that a non-connected state will occur, and the mounting accuracy of the conductive layer 5 will be severely questioned.
[0015]
If even one place is in a disconnected state, the conductive layer 5 is inclined and attached. Further, if there is no attached conductive layer 5, all circuit pattern pairs are disconnected, and forgetting to stick is detected.
[0016]
In addition, the part shown with the code | symbol 6 on the both sides of the cable part 2 is removed by stamping later. At this time, the conductive layer 5 which is in the discarded plate portion of the base substrate 10 is also removed together.
[0017]
FIG. 3 shows a state in which the conductive layer 5 is mounted with a considerable displacement. As shown in the figure, among the four pairs of test circuit patterns, the patterns 3c and 3d are not connected, and the other three pairs are connected. In the illustrated case, this occurs when the conductive layer 5 is tilted to the left in the drawing. If it is further tilted to the left, the patterns 3e and 3f are in a disconnected state, and if it is tilted to the right, the other patterns in the currently connected state are disconnected.
[0018]
As described above, one of the circuit pattern pairs is in a disconnected state in accordance with the inclination state of the conductive layer 5.
[0019]
(Modification)
In the above embodiment, an example of a four-layer circuit board is shown, but the present invention can be applied to a circuit board connected by a cable portion regardless of the layer configuration.
[0020]
【The invention's effect】
As described above, the present invention detects whether or not the mounting position of the conductive layer provided on the cable portion of the circuit board formed by connecting the plurality of component mounting portions with each other by the cable portion is based on the connection of the circuit pattern pair for inspection. As a result, it is possible to perform defect inspection much more accurately and quickly than conventional visual discrimination.
[Brief description of the drawings]
FIG. 1 is a plan view showing a configuration before a conductive layer according to an embodiment of the present invention is formed.
FIG. 2 is a plan view showing a configuration after a conductive layer of the embodiment of FIG. 1 is formed.
FIG. 3 is a plan view showing a case where the conductive layer is similarly inclined.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Component mounting part 2 Cable part 3 Inspection circuit pattern 4 Positioning guide hole 5 Conductive layer 6 Punching part 10 Base substrate S Overlap length of inspection circuit pattern and conductive layer

Claims (4)

複数の部品実装部相互間をケーブル部により接続してなる回路基板であって、前記ケーブル部には電磁波を遮断するための導電層が設けられてなる回路基板を打ち抜き製造するための母体基板において、
前記母体基板における捨て板部分であって前記ケーブル部にごく近い部分に、前記ケーブル部に対して所定の距離を有するように形成された複数の回路パターン対を設けた
ことを特徴とするケーブル部を有する回路基板製造用母体基板。
In a mother board for punching and manufacturing a circuit board in which a plurality of component mounting parts are connected by a cable part, and the cable part is provided with a conductive layer for blocking electromagnetic waves ,
A cable portion, wherein a plurality of circuit pattern pairs formed to have a predetermined distance with respect to the cable portion are provided in a portion of the base board that is a waste plate portion and is very close to the cable portion. A mother board for manufacturing a circuit board.
請求項1記載のケーブル部を有する回路基板製造用母体基板において、
前記複数の回路パターン対は、前記ケーブル部の両端寄りの両側に設けられた
ケーブル部を有する回路基板製造用母体基板。
In the circuit board manufacturing base substrate having the cable portion according to claim 1,
The plurality of circuit pattern pairs are circuit board manufacturing base boards having cable portions provided on both sides near both ends of the cable portion.
複数の部品実装部相互間をケーブル部により接続してなる回路基板であって、前記ケーブル部には電磁波を遮蔽するための導電層が設けられてなる回路基板を、母体基板から打ち抜いて製造する製造方法において、
前記母体基板における捨て板部分であって前記ケーブル部にごく近い部分に、前記ケーブル部に対して所定の距離を有する複数の回路パターン対を形成し、
前記ケーブル部を被うとともに、前記複数の回路パターン対における先端部間に所定寸法の導電路を形成するように導電層を形成し、
前記複数の回路パターン対と前記導電層との接続部分と前記ケーブル部との間の部分を打ち抜き除去する
ようにしたことを特徴とする回路基板の製造方法。
A circuit board in which a plurality of component mounting parts are connected to each other by a cable part, and a circuit board in which a conductive layer for shielding electromagnetic waves is provided in the cable part is punched out from a base board. In the manufacturing method,
A plurality of circuit pattern pairs having a predetermined distance with respect to the cable part are formed on a portion of the mother board that is a waste plate part and very close to the cable part,
Covering the cable portion and forming a conductive layer so as to form a conductive path of a predetermined dimension between the tip portions of the plurality of circuit pattern pairs,
A method for manufacturing a circuit board, wherein a portion between a connection portion between the plurality of circuit pattern pairs and the conductive layer and the cable portion is punched and removed.
請求項3記載の回路基板の製造方法において、
前記導電層の形成後に、前記複数の回路パターン対に通電して通電状態を調べることにより前記導電層の形成位置が正しいか否かを調べるようにした回路基板の製造方法。
In the manufacturing method of the circuit board of Claim 3,
A method of manufacturing a circuit board, wherein after the formation of the conductive layer, the plurality of circuit pattern pairs are energized and the energized state is checked to determine whether the formation position of the conductive layer is correct.
JP2002164053A 2002-06-05 2002-06-05 Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board Expired - Lifetime JP3861027B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002164053A JP3861027B2 (en) 2002-06-05 2002-06-05 Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002164053A JP3861027B2 (en) 2002-06-05 2002-06-05 Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board

Publications (2)

Publication Number Publication Date
JP2004014678A JP2004014678A (en) 2004-01-15
JP3861027B2 true JP3861027B2 (en) 2006-12-20

Family

ID=30432306

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002164053A Expired - Lifetime JP3861027B2 (en) 2002-06-05 2002-06-05 Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board

Country Status (1)

Country Link
JP (1) JP3861027B2 (en)

Also Published As

Publication number Publication date
JP2004014678A (en) 2004-01-15

Similar Documents

Publication Publication Date Title
US8017871B2 (en) Wired circuit board assembly sheet
CN101946567B (en) Printed circuit board
JP2002158409A (en) Printed wiring board
JP4463645B2 (en) Printed circuit board and inspection method thereof
CN101083872A (en) Printed wiring board, its manufacturing method, and electronic equipment
KR101333412B1 (en) Wired circuit board and production method thereof
JP4394432B2 (en) Method for manufacturing printed circuit board holding sheet
JP2007059586A (en) Circuit wiring board and manufacturing method thereof
US10869395B2 (en) Flexible substrate, flexible substrate-attached component, and manufacturing method of flexible substrate-attached component
JP3861027B2 (en) Mother board for manufacturing circuit board having cable portion and method for manufacturing circuit board
JP4793988B2 (en) Electronic equipment and shield case
JP5119852B2 (en) Flexible wiring board
KR20060105460A (en) High precision connection member and its manufacturing method
JP2006196835A (en) Mounting board and camera module having the same
JP2009099837A5 (en)
KR100674303B1 (en) Forming method of coverlay of flexible tail printed circuit board
JP6329819B2 (en) Positioning structure
JP2013131549A (en) Component mounting misalignment determination method
JP2005251857A (en) Printed circuit board and printed circuit board manufacturing method
JP3763721B2 (en) Flexible printed wiring board and connection structure using the same
CN113630954A (en) Circuit board
JP2006253217A (en) Flexible substrate connection structure, pickup, electronic device, and flexible substrate connection method
JPH08125288A (en) Printed wiring board
JP2014175440A (en) Flexible printed wiring board and manufacturing method thereof
JPH09167525A (en) Flat cable

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040609

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060720

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060829

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060925

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090929

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100929

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110929

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110929

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120929

Year of fee payment: 6