Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4094567B2 - Wiring board using aligned conductive wires - Google Patents
[go: Go Back, main page]

JP4094567B2 - Wiring board using aligned conductive wires - Google Patents

Wiring board using aligned conductive wires Download PDF

Info

Publication number
JP4094567B2
JP4094567B2 JP2004047093A JP2004047093A JP4094567B2 JP 4094567 B2 JP4094567 B2 JP 4094567B2 JP 2004047093 A JP2004047093 A JP 2004047093A JP 2004047093 A JP2004047093 A JP 2004047093A JP 4094567 B2 JP4094567 B2 JP 4094567B2
Authority
JP
Japan
Prior art keywords
conductive
wiring board
wiring
aligned
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004047093A
Other languages
Japanese (ja)
Other versions
JP2007200556A (en
Inventor
勝也 広繁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to JP2004047093A priority Critical patent/JP4094567B2/en
Priority to PCT/JP2004/018086 priority patent/WO2005081268A1/en
Publication of JP2007200556A publication Critical patent/JP2007200556A/en
Application granted granted Critical
Publication of JP4094567B2 publication Critical patent/JP4094567B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/103Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by bonding or embedding conductive wires or strips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01BCABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B7/00Insulated conductors or cables characterised by their form
    • H01B7/08Flat or ribbon cables
    • H01B7/0846Parallel wires, fixed upon a support layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0286Programmable, customizable or modifiable circuits
    • H05K1/0287Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0393Flexible materials
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10287Metal wires as connectors or conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/17Post-manufacturing processes
    • H05K2203/173Adding connections between adjacent pads or conductors, e.g. for modifying or repairing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/17Post-manufacturing processes
    • H05K2203/175Configurations of connections suitable for easy deletion, e.g. modifiable circuits or temporary conductors for electroplating; Processes for deleting connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0023Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/222Completing of printed circuits by adding non-printed jumper connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Conductors (AREA)
  • Structure Of Printed Boards (AREA)

Description

本発明は、電子機器等の電子部品が年々軽薄短小となり、それに伴なって配線パターンも微細になってきているのに対応できる引き揃え導電線を用いた配線基板に関するものである。   The present invention relates to a wiring board using aligned conductive wires that can cope with electronic components such as electronic devices becoming lighter, thinner and smaller year by year, and accordingly, a wiring pattern is becoming finer.

従来の配線パターンは、エッチング法かメッキ法で形成されている。
また、導電ペーストによる配線パターンを形成した配線は、ピッチが大きくなってしまうのを改良して小さくできるようにした、可撓性を有する絶縁性のフィルム状基材と、このフィルム状基材上に印刷にて形成された導電パターンと、線材、及び糸状材とを備え、前記線材は導線で形成されると共に、前記線材と前記糸状材とが前記フィルム状基材に縫い合わされて、前記線材によって配線を形成したことを特徴とするフレキシブル配線基板(特許文献1参照)が存在している。
特許公開2002−252432公報(特許請求の範囲、発明の詳細な説明の欄における段落{0003}、{0004}{0011}〜{0024}、図1、図3)
A conventional wiring pattern is formed by an etching method or a plating method.
In addition, the wiring in which the wiring pattern is formed of the conductive paste is improved by reducing the increase in pitch, so that the wiring can be reduced. A conductive pattern formed by printing, a wire, and a thread-like material, the wire is formed of a conductive wire, and the wire and the thread-like material are stitched to the film-like base material, There exists a flexible wiring board (see Patent Document 1) characterized in that the wiring is formed by the above method.
Japanese Patent Publication No. 2002-252432 (paragraphs {0003}, {0004} {0011} to {0024}, FIG. 1 and FIG. 3 in the claims and detailed description of the invention)

しかしながら、配線パターンをエッチング法、メッキ法で形成する場合、微細配線になればなるほど、エッチング、メッキのレジストとなる感光剤の塗布、露光、現像、そしてエッチング法かメッキ法でのパターン形成の工程が複雑で難しくなる。また、前記従来技術である特許公開2002−252432公報に示されたものは、導線で形成された線材と糸状材とがフィルム状基材に縫い合わされて、線材によって配線を形成したフレキシブル配線基板である。しかし、この従来のフレキシブル配線基板は、線材よりも柔軟性のある絶縁性の糸状材で形成され、無理なくフィルム状基材に縫い合わせでき、線材が断線し難くしたもので、フィルム状基材に縫い合わせることが不可欠なもので製作するのに多くの工程を必要とし、困難を伴うものであるという問題がある。
それに対し、本発明に係る引き揃え導電線を用いた配線基板は、導電線を引き揃えるか、全体をカーブさせてピッチを変更し、電子部品を搭載することで導電配線基板を形成するので、化学薬品を使用しない。また、導電線は、被覆線を用いればショートの問題はない。導電線はリール巻線を用いるため断線は未然に防げる。引き揃えた導電線への電子部品の搭載は導電線に直接、超音波が当てられ、導電線と電子部品の接点との金属接合ができる。また、ハンダ付け、導ペーストによる接合も引き揃え導電線を絡めて接続ができるため、強固であり、さらに導電線、例えば銅線であれば、線径20〜35μmφであり、これにエポキシ樹脂を塗布しても線径30〜50μmφで、一般的な基板の絶縁体の厚みと同様である。また、導電線の引き揃えは柔軟性に富んでいるので極めて製作し易いく、導電線を引き揃えた線の支持体は間隔をあけることで、支持体の影響を受け難い絶縁性が得られる引き揃え導電線を用いた配線基板を提供するものである。
However, when the wiring pattern is formed by an etching method or a plating method, the finer the wiring, the more the etching, the application of a photosensitive agent as a plating resist, exposure, development, and the pattern formation process by the etching method or the plating method Becomes complicated and difficult. Moreover, what was shown by the said patent publication 2002-252432 which is the said prior art is the flexible wiring board which formed the wiring by the wire material and the thread-like material which were formed with the lead wire, and was sewn on the film-like base material. is there. However, this conventional flexible wiring board is formed of an insulating thread-like material that is more flexible than the wire, and can be sewn to the film-like substrate without difficulty, making the wire less difficult to break. There is a problem in that it is indispensable to sew together, requires many steps to produce, and is difficult.
On the other hand, the wiring board using the aligned conductive wire according to the present invention is formed by aligning the conductive lines or changing the pitch by curving the whole, and mounting the electronic component, Do not use chemicals. Moreover, there is no short circuit problem if the coated wire is used as the conductive wire. Since the conductive wire uses a reel winding, disconnection can be prevented. When electronic components are mounted on the aligned conductive wires, ultrasonic waves are directly applied to the conductive wires, and metal bonding between the conductive wires and the contacts of the electronic components can be performed. In addition, soldering and bonding with conductive paste can be connected by entangled conductive wires, so that the connection is strong, and in the case of conductive wires, such as copper wires, the wire diameter is 20 to 35 μm φ. Even if the resin is applied, the wire diameter is 30 to 50 μm φ , which is the same as the thickness of a general substrate insulator. In addition, since the alignment of the conductive wires is very flexible, it is extremely easy to manufacture, and the support of the wires aligned with the conductive wires is spaced to provide insulation that is hardly affected by the support. A wiring board using aligned conductive wires is provided.

上記課題を解決するための本発明の第1発明は、請求項1に記載された通りの引き揃え導電線を用いた配線基板であり、次のようなものである。
並列に1本1本引き揃えた単線である線径20〜35μm φ 導電線を絶縁物である感光剤で絡めて支持し、さらに露光・現像して、外部と導電接続する露光・現像によって形成された上下に貫通した開口部を形成し、配線パターンを形成する構成である。
A first invention of the present invention for solving the above-described problems is a wiring board using aligned conductive wires as described in claim 1, and is as follows.
The conductive wire of a wire diameter 20~35Myuemu phi is one single draw aligned with a single line parallel to the support entwined with the photosensitive agent is an insulating material, and further exposure and development, the exposed and developed to connect external conductive In this configuration, the formed opening is formed so as to penetrate vertically, and a wiring pattern is formed.

本発明に係る引き揃え導電線を用いた配線基板は、上記説明のような構成であるので、以下に記載する効果を奏する。
(1)並列に引き揃えた導電線を用いることで、エッチング、メッキの加工で使うレジスト感光剤を使わず、確実な配線パターンが容易に形成できる。
(2)導電線を引き揃えるか、全体をカーブさせてピッチを変更し、電子部品を搭載することで導電配線基板を形成するので、化学薬品を使用しないので、公害のない環境にやさしいものである。
(3)導電線は、被覆線を用いればショートの問題はなく、導電線はリール巻線を用いるため断線は未然に防げるので、結果的に検査の簡略につながるものである。
(4)引き揃えた導電線に電子部品の搭載は導電線に直接、超音波が当てられ、導電線と電子部品の接点との金属接合ができる。また、ハンダ付け、導ペーストによる接合も引き揃え導電線を絡めて接続ができるため、強固である。
(5)導電線、例えば銅線の場合は、線径20〜35μmφであり、これにエポキシ樹脂を塗布しても線径30〜50μmφで、一般的な基板の絶縁体の厚みと同様である。また、導電線の引き揃えは柔軟性に富んでいるので極めて製作し易い。
(6)引き揃えた導電線の支持体は間隔をあけることで、支持体の影響を受け難い絶縁性が得られるものである。
Since the wiring board using the aligned conductive wires according to the present invention is configured as described above, the following effects can be obtained.
(1) By using the argument can align conductive lines in parallel, etching, without the resist photosensitive agent used in the processing of plating, reliable wiring pattern can be easily formed.
(2) Since the conductive wiring board is formed by aligning the conductive wires or changing the pitch by curving the whole and mounting the electronic components, no chemicals are used, so it is environmentally friendly with no pollution. is there.
(3) If the coated wire is used as the conductive wire, there is no problem of short circuit, and since the conductive wire uses the reel winding, disconnection can be prevented in advance. As a result, the inspection is simplified.
(4) When electronic components are mounted on the aligned conductive wires, ultrasonic waves are directly applied to the conductive wires, and metal bonding between the conductive wires and the contacts of the electronic components can be performed. Also, soldering and joining with conductive paste are strong because they can be connected by entangled conductive wires.
(5) conductive lines, in the case of, for example, copper wire, a wire diameter 20~35Myuemu phi, the epoxy resin also wire diameter 30 to 50 [mu] m phi is applied thereto, similarly to the thickness of the common substrate of the insulator It is. In addition, the alignment of the conductive wires is very flexible and therefore very easy to manufacture.
(6) The insulating support that is hardly affected by the support can be obtained by spacing the support of the aligned conductive wires.

導電線を並列に引き揃えるか、全体をカーブさせてピッチを変更する線に絶縁物である感光剤を露光・現像し、外部と導電接続する開口部を形成し、配線パターンを形成したり、電子部品を搭載することで配線基板を形成するものである。   Conductive lines are aligned in parallel, or the entire line is curved and the pitch is changed, exposing and developing a photosensitive agent that is an insulator, forming openings that are conductively connected to the outside, forming a wiring pattern, A wiring board is formed by mounting electronic components.

以下、本発明の各実施例を図面を用いて詳細に説明する。
図1は、本発明に係る引き揃え導電線を用いた配線基板の第一実施例を示すもので、絶縁物でパターンを形成した配線基板の平面図、図2は、同引き揃え導電線を用いた配線基板の第二実施例を示すICチップを搭載した配線基板の(イ)平面図、(ロ)正面図、(ハ)側面図、図3は、第三実施例の多接点のICチップを搭載した配線基板を示す平面図、図4は、第四実施例の、引き揃え導電線を用いた配線基板を利用してリジットフレキリジット基板を示す(イ)平面図、(ロ)正面図、図5は、引き揃えた導電線を2層にした実施例を示す正面図、図6は、プリント配線基板と接続した並列に引き揃えた導電線を用いた配線基板を示す平面図、図7は、円形状(屈曲状)にして、先端と先端をずらして接続することにより、一本の連続導電線を用いた配線基板を示す(イ)平面図、(ロ)ダイレクト接続図、図8は、ICチップと各種接続が複合した状態で形成する並列に引き揃えた導電線に電子部品を搭載した配線基板の平面図、図9は、並列に引き揃えた導電線をシリコンウエハー上のICチップ等のチップの形状に合わせて配線パターンを形成した、外部配線との接続バンプを有するICチップを拡大して示す平面図、図10は、並列に引き揃えた導電線を形成する製造装置の一実施例を示す概略斜視図である。
Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
FIG. 1 shows a first embodiment of a wiring board using aligned conductive lines according to the present invention. FIG. 2 is a plan view of a wiring board formed with an insulator, and FIG. 2 shows the aligned conductive lines. (A) Plan view, (b) Front view, (c) Side view of a wiring board on which an IC chip showing a second embodiment of the used wiring board is mounted, FIG. 3 shows a multi-contact IC of the third embodiment. 4 is a plan view showing a wiring board on which a chip is mounted. FIG. 4 is a plan view showing a rigid-flexible board using a wiring board using aligned conductive wires in the fourth embodiment. FIG. 5 is a front view showing an embodiment in which the aligned conductive wires are formed in two layers, and FIG. 6 is a plan view showing a wiring board using the conductive wires aligned in parallel connected to the printed wiring board. Fig. 7 shows a circular (bent) shape, with the tip and tip being shifted and connected, (A) Plan view, (B) Direct connection diagram showing wiring board using electric wires, FIG. 8 shows that electronic parts are mounted on conductive wires arranged in parallel formed in a state where various connections are made with an IC chip. 9 is a plan view of a wiring board. FIG. 9 is an enlarged view of an IC chip having connection bumps with external wiring, in which a wiring pattern is formed by aligning conductive lines arranged in parallel with the shape of a chip such as an IC chip on a silicon wafer. FIG. 10 is a schematic perspective view showing an embodiment of a manufacturing apparatus for forming conductive wires arranged in parallel.

以下、図1〜図3に基づいて、引き揃え導電線を用いた配線基板の第一実施例について具体的に詳細を説明する。
先ず、本発明の用途について説明すると、引き揃えた導電線を用いた配線基板は、従来のプリント配線基板の代用となるものである。特徴を活かせる例として、リジット・フレキシブル基板、リジット・フレキシブル・リジット基板、多層配線板の内層基板、アンテナ巻線、コイル巻線、チップ搭載アンテナ、導電検査用配線基板、インターポーザチップ搭載インターポーザ、ジャンパー配線基板、ボンディングワイヤー代用・リードフレーム代用フラットケーブル配線、太陽光発電パネル配線、部品内蔵配線基板、パッケージ用配線基板、ピッチ変更拡張配線基板、立体アンテナ・コイル巻線、BGA(ボールグリッドアレイ)用接続配線、多段BGA(ボールグリッドアレイ)用接続配線、異方性導電接続基板、検査用弾力基板、COF(チップオンフィルム)、COG(チップオンガラス)、ACF(積層しスライスした異方性導電フィルム)等が考えられる。
Hereinafter, based on FIGS. 1-3, a detail is demonstrated concretely about the 1st Example of the wiring board using the alignment conductive line.
First, the application of the present invention will be described. A wiring board using aligned conductive wires is a substitute for a conventional printed wiring board. Examples that can make use of the characteristics include rigid / flexible boards, rigid / flexible / rigid boards, inner layers of multilayer wiring boards, antenna windings, coil windings, chip-mounted antennas, wiring boards for conductivity testing, interposer chip-mounted interposers, jumpers Wiring board, flat cable wiring for substituting bonding wire and lead frame, photovoltaic panel wiring, wiring board with built-in components, wiring board for package, pitch changing expansion wiring board, 3D antenna / coil winding, BGA (ball grid array) Connection wiring, connection wiring for multistage BGA (ball grid array), anisotropic conductive connection substrate, elastic substrate for inspection, COF (chip on film), COG (chip on glass), ACF (laminated and sliced anisotropic conductivity) Film) and the like.

次に、引き揃えた導電線の線は、主に銅・アルミ線である。なお、用途に応じて金属線にスズ・銀・金等のメッキ・プラズマ加工の表面処理をする。ケミカル繊維に導電性を持たせる金属表面処理、メッキ等の加工をすることにより、柔軟性のある引き揃え導電線ができるものである。   Next, the wires of the aligned conductive wires are mainly copper / aluminum wires. Depending on the application, the metal wire is plated with tin, silver, gold, etc. and subjected to surface treatment by plasma processing. By performing processing such as metal surface treatment for imparting electrical conductivity to chemical fibers, plating, etc., flexible aligned conductive wires can be formed.

また、引き揃えた導電線の固定方法は、縦糸は銅線、横糸に不導体であるケミカル繊維で織ったメッシュタイプや、横糸の代わりに不導体の樹脂・ペーストで固定するもの。また、感光性のあるエポキシ樹脂、イミド樹脂を用いて塗布、露光、現像して固定するもの。不導体樹脂をスクリーン印刷、インクジェットで引き揃え線上にパターンを形成してパターンで固定するもの。感光性樹脂で微細パターンを形成して、これで固定する方法もある。さらに、不導体の台紙に両面テープや接着剤で貼り付けてもよい。
なお引き揃え線は、平面だけの配線ではなく立体配線もできるものである。引き揃え導電線は何本かの間隔を置いて補強・絶縁のため不導体線を入れることも考えられる。また、引き揃え導電線はツメ・オサを用いてピッチの変更や拡張をしたり、曲線にして台紙に貼り付けることもできるものである。
The fixed conductive wires can be fixed using copper wire as the warp, mesh type woven with chemical fibers that are non-conductive to the weft, or non-conductive resin and paste instead of the weft. Also, it is fixed by applying, exposing and developing using photosensitive epoxy resin and imide resin. A non-conductive resin is formed by screen printing, ink-jet, forming a pattern on the alignment line, and fixing with a pattern. There is also a method of forming a fine pattern with a photosensitive resin and fixing it. Furthermore, you may affix on a non-conductive board | substrate with a double-sided tape or an adhesive agent.
Note that the alignment line can be a three-dimensional wiring instead of a flat wiring. It is conceivable that non-conducting wires are inserted for reinforcement / insulation at some intervals in the aligned conductive wires. In addition, the aligned conductive wires can be changed or expanded in pitch using claws and ribs, or can be attached to a mount in a curved line.

引き揃え導電線とICチップ・プリント基板との導電接続は、ACF(異方性導電フィルム)、導電接着剤、ハンダペーストを用いる方法、引き揃え線にスズ・銅の合金メッキをし、レーザー光での溶解接続、金メッキ加工をし、超音波での金属間の接続もある。そして、引き揃え導電線にスクリーン印刷・感光剤でのパターンを形成して、引き揃え線の露出部分にメッキ加工をし、導電パターンを形成する。
なお、感光剤は、ドライフィルムタイプ、液状タイプ、永久レジストタイプ、剥離タイプ、ネガタイプ、ポジタイプ等の種々のタイプを用途に合わせて採用することが可能である。
Conductive connection between the aligned conductive wire and the IC chip / printed circuit board is a method using ACF (anisotropic conductive film), conductive adhesive, solder paste, tin / copper alloy plating on the aligned wire, laser light There are also melting connections, gold plating, and ultrasonic connection between metals. Then, a screen printing / photosensitive agent pattern is formed on the aligned conductive lines, and an exposed portion of the aligned lines is plated to form a conductive pattern.
In addition, various types, such as a dry film type, a liquid type, a permanent resist type, a peeling type, a negative type, and a positive type, can be used as the photosensitive agent according to the application.

引き揃え導電線を用いたものとしては、引き揃え導電線を用いた異方性導電パターンは弾力性があり、BGA(ボールグリッドアレイ)と基板の接続、BGA(ボールグリッドアレイ)の電気検査に用いる。また、引き揃え導電線を平行方向・直角方向に重ねて多層配線基板として用いる。また、引き揃え導電線に一本一本の各引き揃え線上の上下に絶縁物2である感光剤でメッキレジストを形成し、メッキ加工でバンプを形成し、弾力のあるプリント基板・電子部品の接続に用いることができる。   As for those using aligned conductive lines, anisotropic conductive patterns using aligned conductive lines are elastic and can be used for BGA (ball grid array) and substrate connection and BGA (ball grid array) electrical inspection. Use. In addition, the aligned conductive wires are overlapped in the parallel direction and the perpendicular direction and used as a multilayer wiring board. In addition, a plating resist is formed with a photosensitive agent which is an insulator 2 on the upper and lower sides of each alignment line on each alignment conductive line, bumps are formed by plating, and flexible printed circuit boards and electronic parts Can be used for connection.

ここで、図1から順次具体的な実施例について説明する。
図1で示した実施例は、絶縁物でパターンを形成した配線基板で、1は銅線等の導電線を並列に引き揃えた線で、この引き揃えた線1の配列状態を維持するエポキシ樹脂等の絶縁物2と配線パターンに相当する開口部3を形成することで、絶縁物2でパターンを形成した配線基板である。
図2(イ)(ロ)(ハ)で示した実施例は、ICチップを搭載した配線基板で、銅線等の導電線を並列に引き揃えた線1にICチップ5を外部パターンと接合部6で接合したもので、2方向の外部パターンに接続する上で、2ヶ所の接合部6を挟んで引き揃えた線1に切断部4が形成されている。なお、7はハンダ、導電剤、超音波等の各種の接続部を示すものである。
図3で示した実施例は、多接点ICチップ15を搭載した配線基板で、図2で説明した実施例と同様に引き揃えた線1を切断して切断部4とし、この端部を接合部7で接合して多接点ICチップを搭載した配線基板を形成するものである。
図4で示した実施例は、導電線を並列に引き揃えた線1の両端に固定用の絶縁物(絶縁フィルム)26を介してリジット基板16を接続したリジットフレキリジット基板を示すものである。
図5で示した実施例は、導電線を並列に引き揃えた線1を絶縁層17を介して、2層にしたものを示す。
図6で示した実施例は、導電線を並列に引き揃えた線1を絶縁物2である固定用ペースト12で各固定した配線基板にプリント配線基板を接続したものを示す。
図7(イ)(ロ)で示した実施例は、導電線を略円形状(曲げ部があるもの全てなので、特に円状である必要はない)にし、先端と先端を図示のように一本づつずらして接続した配線基板を示す。
図8で示した実施例は、ICチップ5と各種の接続が複合した状態で形成した導電線を並列に引き揃えた線1を切断部4で切断し、各種の接続部7で接続し、ICチップ5を複数個搭載した配線基板を示す。
なお、引き揃えた線1を絶縁物2である固定用ペースト12で引き揃えた線1が並列状態を維持させているものである。
図9で示した実施例は、導電線を並列に引き揃えた線1をシリコンウエハー18上のICチップ5の形状に合わせて、配線パターンを形成した外部配線との接続バンプ19を有するものを示す。
図10で示したものは、本願発明の並列に引き揃えた導電線を形成する製造装置の一実施例である。その実施例を説明すると、並列に引き揃えるために、導電線である金属線をロール状に巻回した金属線ロール20から金属線を平行に並列になるようにガイド等を介して引き出し揃えることができるようにしたものである。この金属線ロール20から引き出された金属線は、ドライフィルム21で覆い、ラミネート部22で並列に引き揃えた状態に固定し、その後、露光部23、現像部24、外形加工部25を経て並列に引き揃えた導電線で配線パターンを形成するものである。
Here, specific examples will be described sequentially from FIG.
The embodiment shown in FIG. 1 is a wiring board in which a pattern is formed of an insulator. Reference numeral 1 is a line in which conductive lines such as copper wires are arranged in parallel, and an epoxy that maintains the arrangement of the arranged lines 1. A wiring board in which a pattern is formed by the insulator 2 by forming an opening 2 corresponding to the wiring pattern and an insulator 2 such as a resin.
The embodiment shown in FIGS. 2 (a), (b), and (c) is a wiring board on which an IC chip is mounted, and the IC chip 5 is joined to an external pattern on a line 1 in which conductive wires such as copper wires are arranged in parallel. A portion 4 is joined by a portion 6, and a cut portion 4 is formed on a line 1 that is aligned with two joint portions 6 sandwiched between two external patterns. In addition, 7 shows various connection parts, such as solder, a conductive agent, and an ultrasonic wave.
The embodiment shown in FIG. 3 is a wiring board on which a multi-contact IC chip 15 is mounted, and the line 1 aligned as in the embodiment described with reference to FIG. A wiring board on which a multi-contact IC chip is mounted is formed by bonding at the portion 7.
The embodiment shown in FIG. 4 shows a rigid flexible substrate in which a rigid substrate 16 is connected to both ends of a wire 1 in which conductive wires are arranged in parallel via a fixing insulator (insulating film) 26. .
The embodiment shown in FIG. 5 shows a line 1 in which conductive lines are arranged in parallel to form two layers through an insulating layer 17.
The embodiment shown in FIG. 6 shows a structure in which a printed wiring board is connected to a wiring board in which conductive wires are arranged in parallel and fixed with a fixing paste 12 which is an insulator 2.
In the embodiment shown in FIGS. 7 (a) and 7 (b), the conductive wire is formed in a substantially circular shape (there is no need for a circular shape since all the bent portions are present), and the tip and the tip are arranged as shown in the figure. The wiring board connected by shifting this line is shown.
In the embodiment shown in FIG. 8, the line 1 obtained by arranging the conductive wires formed in a state where the IC chip 5 and various connections are combined in parallel is cut by the cutting portion 4 and connected by the various connecting portions 7. A wiring board on which a plurality of IC chips 5 are mounted is shown.
In addition, the line 1 which aligned the line 1 with the fixing paste 12 which is the insulator 2 is maintaining the parallel state.
The embodiment shown in FIG. 9 has a connection bump 19 with an external wiring in which a wiring pattern is formed by matching the line 1 in which conductive lines are arranged in parallel with the shape of the IC chip 5 on the silicon wafer 18. Show.
What was shown in FIG. 10 is one Example of the manufacturing apparatus which forms the conductive wire arranged in parallel of this invention. The embodiment will be described. In order to align the metal wires in parallel, the metal wires are drawn out from the metal wire roll 20 in which the conductive wires are wound in a roll shape through a guide or the like so as to be parallel and parallel. It is made to be able to. The metal wire drawn from the metal wire roll 20 is covered with a dry film 21 and fixed in a state of being aligned in parallel by a laminating unit 22, and then paralleled through an exposure unit 23, a developing unit 24, and an outer shape processing unit 25. A wiring pattern is formed with the conductive wires aligned to each other.

各種配線基板に利用でき、平面状のもの立体状のものにも利用することができる。   It can be used for various wiring boards, and can also be used for flat and three-dimensional ones.

本発明に係る引き揃え導電線を用いた配線基板の第一実施例を示す絶縁物でパターンを形成した配線基板を示す平面図である。It is a top view which shows the wiring board which formed the pattern with the insulator which shows the 1st Example of the wiring board using the alignment conductive wire which concerns on this invention. 引き揃え導電線を用いた配線基板の第二実施例を示すICチップを搭載した配線基板を示す(イ)平面図、(ロ)正面図、(ハ)側面図である。It is (a) top view, (b) front view, and (c) side view showing a wiring board on which an IC chip showing a second embodiment of a wiring board using aligned conductive wires is mounted. 第三実施例の多接点のICチップを搭載した配線基板を示す平面図である。It is a top view which shows the wiring board carrying the multi-contact IC chip of 3rd Example. 第四実施例の引き揃え導電線を用いた配線基板を利用してリジットフレキリジット基板を示す(イ)平面図、(ロ)正面図である。It is the (a) top view and (b) front view which show a rigid flexible board | substrate using the wiring board using the alignment conductive line of 4th Example. 引き揃えた線を2層にした実施例を示す断面図である。It is sectional drawing which shows the Example which made the drawn line into 2 layers. プリント配線基板と接続した導電線を並列に引き揃えた線を用いた配線基板図である。It is a wiring board figure using the line which arranged the conductive line connected with the printed wiring board in parallel. 円形状(屈曲状)にして、先端と先端を接続した導電線を並列に引き揃えた線を用いた配線基板を示す(イ)平面図、(ロ)ダイレクト接続図である。FIG. 2A is a plan view and FIG. 2B is a direct connection diagram showing a wiring board using a circular shape (bent shape) and using wires in which conductive wires connecting the tips are arranged in parallel. ICチップと各種接続が複合した状態で形成する導電線を並列に引き揃えた線に電子部品を搭載した配線基板の平面図である。It is a top view of the wiring board which mounted the electronic component in the line | wire which arranged the conductive wire formed in the state which compounded the IC chip and various connections in parallel. 並列に引き揃えた導電線をシリコンウエハー上のICチップ等のチップの形状に合わせて配線パターンを形成した、外部配線との接続バンプを有するICチップを拡大して示す平面図である。It is a top view which expands and shows the IC chip which has a connection pattern with the external wiring which formed the wiring pattern according to the shape of chips, such as an IC chip on a silicon wafer, and the conductive line arranged in parallel. 並列に引き揃えた導電線を形成する製造装置の一実施例を示す概略斜視図である。It is a schematic perspective view which shows one Example of the manufacturing apparatus which forms the conductive wire arranged in parallel.

符号の説明Explanation of symbols

1・・・・引き揃え線 2・・・・絶縁物
3・・・・開口部 4・・・・切断部
5・・・・ICチップ 6・・・・接合部
7・・・・各種の接続部 8・・・・拡張引き揃え線
9・・・・接続部 10・・・・プリント配線基板
11・・・・接続パターン 12・・・・固定用ペースト
13・・・・円形状引き揃え線 14・・・・直接の接続部
15・・・・多接点ICチップ 16・・・・リジット基板
17・・・・絶縁層 18・・・・シリコンウエハー
19・・・・接続バンプ 20・・・・金属線ロール
21・・・・ドライフィルム 22・・・・ラミネート部
23・・・・露光部 24・・・・現像部
25・・・・外形加工部 26・・・・絶縁フィルム
DESCRIPTION OF SYMBOLS 1 .... Alignment line 2 .... Insulator 3 .... Opening part 4 .... Cutting part 5 .... IC chip 6 .... Joint part 7 .... Various types Connection part 8... Extended alignment line 9... Connection part 10... Printed wiring board 11. Wire 14 ... Direct connection 15 ... Multi-contact IC chip 16 ... Rigid substrate 17 ... Insulating layer 18 ... Silicon wafer 19 ... Connection bump 20 ... ····································································································· Development portion

Claims (1)

並列に1本1本引き揃えた単線である線径20〜35μm φ 導電線を絶縁物である感光剤で絡めて支持し、さらに露光・現像して、外部と導電接続する露光・現像によって形成された上下に貫通した開口部を形成し、配線パターンを形成したことを特徴とする配線基板。 The conductive wire of a wire diameter 20~35Myuemu phi is one single draw aligned with a single line parallel to the support entwined with the photosensitive agent is an insulating material, and further exposure and development, the exposed and developed to connect external conductive A wiring board characterized in that a wiring pattern is formed by forming openings formed vertically through the formed wiring.
JP2004047093A 2004-02-23 2004-02-23 Wiring board using aligned conductive wires Expired - Fee Related JP4094567B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2004047093A JP4094567B2 (en) 2004-02-23 2004-02-23 Wiring board using aligned conductive wires
PCT/JP2004/018086 WO2005081268A1 (en) 2004-02-23 2004-11-29 Wiring board employing arranged conductors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004047093A JP4094567B2 (en) 2004-02-23 2004-02-23 Wiring board using aligned conductive wires

Publications (2)

Publication Number Publication Date
JP2007200556A JP2007200556A (en) 2007-08-09
JP4094567B2 true JP4094567B2 (en) 2008-06-04

Family

ID=34879464

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004047093A Expired - Fee Related JP4094567B2 (en) 2004-02-23 2004-02-23 Wiring board using aligned conductive wires

Country Status (2)

Country Link
JP (1) JP4094567B2 (en)
WO (1) WO2005081268A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0989873A (en) * 1995-09-28 1997-04-04 Toa Denpa Kogyo Kk Dissolved oxygen measuring device and method of using the same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5324840B2 (en) 2008-06-25 2013-10-23 矢崎総業株式会社 Wire harness
DE102016218652A1 (en) * 2015-10-27 2017-04-27 Schaeffler Technologies AG & Co. KG Bearing assembly with built-in electrical line to provide multiple operating voltages

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07123178B2 (en) * 1986-04-14 1995-12-25 旭化成工業株式会社 Flexible wiring board and manufacturing method thereof
JPH0567035U (en) * 1992-02-13 1993-09-03 住友電気工業株式会社 Flat cable for SMT
JPH08195535A (en) * 1995-01-17 1996-07-30 Furukawa Electric Co Ltd:The Wiring board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0989873A (en) * 1995-09-28 1997-04-04 Toa Denpa Kogyo Kk Dissolved oxygen measuring device and method of using the same

Also Published As

Publication number Publication date
JP2007200556A (en) 2007-08-09
WO2005081268A1 (en) 2005-09-01

Similar Documents

Publication Publication Date Title
US7312401B2 (en) Flexible printed wiring board
US11877392B2 (en) Flexible wiring board, module, and electronic device
JPWO2010023773A1 (en) Flex-rigid wiring board and electronic device
JP2010199216A (en) Component mounting structure and component mounting method
CN108538799A (en) Interconnecting member and interconnecting assembly
US20040124003A1 (en) Double-sided printed circuit board without via holes and method of fabricating the same
US8436456B2 (en) Wiring board, semiconductor device and method for manufacturing semiconductor device
US20130029500A1 (en) Connector and fabrication method thereof
JP5083300B2 (en) Wiring substrate for semiconductor device and semiconductor device using the same
JP5524315B2 (en) Display element module using multilayer flexible printed wiring board
JP4094567B2 (en) Wiring board using aligned conductive wires
JP2003059979A (en) Laminated film for mounting electronic components and film carrier tape for mounting electronic components
KR20090037811A (en) Wiring board
JPS61148706A (en) Flexible cable assembly
JP2009277987A (en) Film-carrier tape for mounting electronic component and its manufacturing method, and semiconductor device
JP2006310554A (en) Aligned conductive wiring board
KR20070100386A (en) Printed wiring boards having component mounting pins and electronic devices using them
JP2013145847A (en) Printed wiring board and manufacturing method of the same
JP4172433B2 (en) Substrate connecting member, three-dimensional connecting structure using the same, and manufacturing method of three-dimensional connecting structure
JP2011040575A (en) Electronic device, and method of manufacturing the same
KR100550171B1 (en) Film substrate, semiconductor device, method of manufacturing film substrate, and method of manufacturing circuit board having semiconductor device
JP2007103671A (en) Conductive wiring board using paralleled lines
JP5410338B2 (en) Conductive connection method to upper and lower layers of conductive circuit board
JP2006253612A (en) Double sided wiring board
JP2005251857A (en) Printed circuit board and printed circuit board manufacturing method

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070828

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071024

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071211

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080208

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080304

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080305

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110314

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110314

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20170314

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees