Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4305275B2 - Overmodulation prevention circuit in PWM modulation - Google Patents
[go: Go Back, main page]

JP4305275B2 - Overmodulation prevention circuit in PWM modulation - Google Patents

Overmodulation prevention circuit in PWM modulation Download PDF

Info

Publication number
JP4305275B2
JP4305275B2 JP2004142781A JP2004142781A JP4305275B2 JP 4305275 B2 JP4305275 B2 JP 4305275B2 JP 2004142781 A JP2004142781 A JP 2004142781A JP 2004142781 A JP2004142781 A JP 2004142781A JP 4305275 B2 JP4305275 B2 JP 4305275B2
Authority
JP
Japan
Prior art keywords
pulse signal
pwm
voltage side
circuit
maximum modulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2004142781A
Other languages
Japanese (ja)
Other versions
JP2005328196A (en
Inventor
健司 渡邊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Victor Company of Japan Ltd
Original Assignee
Victor Company of Japan Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Victor Company of Japan Ltd filed Critical Victor Company of Japan Ltd
Priority to JP2004142781A priority Critical patent/JP4305275B2/en
Publication of JP2005328196A publication Critical patent/JP2005328196A/en
Application granted granted Critical
Publication of JP4305275B2 publication Critical patent/JP4305275B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Amplifiers (AREA)

Description

本発明は、デジタルオーディオアンプやモータードライバなどで使用されるPWM(Pulse Width Modulation)変調器に有用な過変調防止回路に関する。   The present invention relates to an overmodulation prevention circuit useful for a PWM (Pulse Width Modulation) modulator used in a digital audio amplifier, a motor driver, or the like.

例えば、デジタルオーディオアンプに使用されているPWM変調器は、等価的に図5に示されるPWM変調器1のような回路構成となっており、変調波である(アナログ)オーディオ信号2のレベルVと、搬送波である三角波(所謂ノコギリ波を含む。)3のレベルVとを比較器Comp3にて比較演算し、PWM変調されたPWM出力信号4(レベルV)を出力する。 For example, a PWM modulator used in a digital audio amplifier has a circuit configuration equivalent to that of the PWM modulator 1 shown in FIG. 5, and the level V of the (analog) audio signal 2 that is a modulated wave. (including so-called sawtooth wave.) and a, a triangular wave is the carrier 3 and a level V B of comparison operations in the comparator Comp3, and outputs a PWM output signal 4 which is PWM-modulated (level V C).

図6及び図7は、上記PWM変調器1の搬送波である三角波3(例えば±1.0V振幅の400KHzの三角波)のレベルVと、変調波である緩やかな曲線の(アナログ)オーディオ信号2のレベルVと、PWM出力信号4のレベルVとを対比した波形図である。 6 and 7 show a level V B of a triangular wave 3 (for example, a triangular wave of 400 KHz with ± 1.0 V amplitude) that is a carrier wave of the PWM modulator 1 and a gently curved (analog) audio signal 2 that is a modulated wave. FIG. 6 is a waveform diagram comparing the level V A of FIG. 1 and the level V C of the PWM output signal 4.

上記従来のパルス変調器1において、図6から判るように三角波3の最大振幅よりオーディオ信号2の最大振幅が常に小さい場合は問題なく変調されるが、図7に示されるようにオーディオ信号2の振幅が三角波3の最大振幅より大きくなったような場合には、所謂過変調モード(変調度100%超え)となり、PWM出力信号4のレベルVが高電圧側又は低電圧側に張り付いてパルスが無くなる期間が発生する。 In the conventional pulse modulator 1, as can be seen from FIG. 6, when the maximum amplitude of the audio signal 2 is always smaller than the maximum amplitude of the triangular wave 3, the modulation is performed without any problem. However, as shown in FIG. If the amplitude is as larger than the maximum amplitude of the triangular wave 3 (beyond modulation of 100%) called overmodulation mode, and the level V C of the PWM output signal 4 is stuck to the high voltage side or low voltage side A period occurs when the pulse disappears.

デジタルオーディオアンプなどにおいて、PWM変調器に前記過変調モードが生じると、出力段のパワーMOSFETの発熱およびローパスフィルタのコイルの発熱につながる。   In the digital audio amplifier or the like, when the overmodulation mode occurs in the PWM modulator, the power MOSFET of the output stage and the coil of the low-pass filter are heated.

また、図7に示されるように三角波(ノコギリ波を含む)3の最大振幅とオーディオ信号2の比較演算時の振幅がほぼ同じ大きさの場合、丸で囲んだ部分に示されるように変調パルスが極めて細くなって正常な短形波状に出力されない崩れたパルス波形(所謂ひげパルス)になる場合があるが、このように変調パルスの波形が崩れるとオーディオ特性(歪率など)の悪化が生じるので問題となる。   Further, as shown in FIG. 7, when the maximum amplitude of the triangular wave (including sawtooth wave) 3 and the amplitude at the time of the comparison operation of the audio signal 2 are substantially the same magnitude, the modulation pulse is shown as shown in a circled portion. May become a thin pulse waveform that is not output in a normal short waveform (so-called whisker pulse), but if the waveform of the modulation pulse is broken in this way, the audio characteristics (distortion rate, etc.) deteriorate. So it becomes a problem.

さらに、上記崩れたパルス波形(ひげパルス)は、出力段での応答時間によっては、パワーMOSFETのスイッチングに出力されずに前述の過変調モードとなる場合が有り得る。   Furthermore, depending on the response time at the output stage, the collapsed pulse waveform (whisker pulse) may not be output to the switching of the power MOSFET and may be in the above-described overmodulation mode.

而して、現行のPWM変調器におけるPWM変調の最大変調度は、上記過変調モードとなるのを回避するために、常に変調度90%以下に収まるように(三角波3の最大振幅より超えないように)リミッターを設けて前記比較器Comp3に入力される変調波であるオーディオ信号2の振幅制限を施す手段が講じられていることが多い。   Therefore, the maximum modulation degree of the PWM modulation in the current PWM modulator is always within 90% or less in order to avoid the over-modulation mode (not exceeding the maximum amplitude of the triangular wave 3). In many cases, a limiter is provided to limit the amplitude of the audio signal 2 that is a modulated wave input to the comparator Comp3.

なお、一般のオーディオ機器における過変調防止回路として、下記[特許文献1]には、ビデオテープレコーダ等のFM記録系等に設置されて記録すべきオーディオ信号の過変調を防止する過変調防止回路の発明が記載されている。これは、オーディオ信号を増幅するとともに、オーディオ信号の検波出力によってキャパシタを充電し、その充電電圧に応じて前記オーディオ信号に対数圧縮特性を付与するノイズリダクション回路と、このノイズリダクション回路を通過した前記オーディオ信号のレベルを検出し、このレベルに応じて前記キャパシタを急速に充電させる急速充電回路とを備えた構成となっている。   As an overmodulation prevention circuit in a general audio device, the following [Patent Document 1] describes an overmodulation prevention circuit that is installed in an FM recording system such as a video tape recorder and prevents overmodulation of an audio signal to be recorded. The invention is described. This amplifies the audio signal, charges the capacitor by the detection output of the audio signal, and gives a logarithmic compression characteristic to the audio signal according to the charging voltage, and the noise reduction circuit that has passed through the noise reduction circuit A quick charge circuit that detects the level of the audio signal and rapidly charges the capacitor according to the level is provided.

また、下記[特許文献2]には、FM記録・再生方式のVTRの音声信号の信号振幅を制限するリミッタ回路の発明が開示されている。これはFM記録・再生方式のVTRの音声信号記録時の振幅制限に対し、再生時に振幅拡張を行い、信号振幅を必要に応じて伸縮させ、記録、再生モードに無関係に実質的にダイナミックレンジを改善する目的で創案されたものであり、リミッタ回路は複数の入力信号の中から選択された入力信号に応じて増幅器に対する帰還回路の信号経路を選択し、その信号経路の選択によってその帰還回路に対して電圧リミッタを付加するというものである。   [Patent Document 2] below discloses an invention of a limiter circuit for limiting the signal amplitude of an audio signal of an FM recording / reproducing system VTR. This is to limit the amplitude when recording audio signals of FM recording / playback VTRs, expand the amplitude during playback, expand and contract the signal amplitude as necessary, and substantially increase the dynamic range regardless of the recording and playback mode. The limiter circuit selects the signal path of the feedback circuit for the amplifier according to the input signal selected from the plurality of input signals, and selects the signal path to the feedback circuit. On the other hand, a voltage limiter is added.

特開平2−44570号公報JP-A-2-44570

特開昭62−232206号公報Japanese Patent Laid-Open No. 62-232206

デジタルオーディオアンプやモータドライバとしては、PWM変調器における最大変調度は性能、効率の面からすれば、過変調モードにならないことを前提として可及的に100%に近い高い数値が望ましいが、前述のように、ノイズ等の外因で過変調モードになるのを防止するには或る程度許容される最大変調度を抑えなくてはならず、高くても90%程度にしか設定できない状況にあった。   For digital audio amplifiers and motor drivers, the maximum modulation degree in the PWM modulator is preferably as high as possible as close to 100% from the viewpoint of performance and efficiency. In order to prevent overmodulation mode due to external factors such as noise, it is necessary to suppress the maximum allowable modulation degree to some extent, and it is possible to set only 90% at most. It was.

仮に、PWM変調器における最大変調度が安定して確実に定まるようにして、従来よりも高い100%に近い数値に設定することができれば高性能のデジタルオーディオアンプやモータドライバが実現できるであろう。   If the maximum modulation degree in the PWM modulator is determined stably and reliably and can be set to a value close to 100% higher than the conventional one, a high-performance digital audio amplifier or motor driver will be realized. .

この点、上記公知文献における過変調防止回路やリミッタ回路の技術は、FM変調に関するものであってPWM変調に係るものではなく、PWM変調における過変調防止のための技術的な応用可能性の示唆は皆無である。   In this regard, the techniques of the overmodulation prevention circuit and limiter circuit in the above-mentioned known documents relate to FM modulation, not to PWM modulation, and suggest technical applicability to prevent overmodulation in PWM modulation. There is nothing.

結局、現時点ではPWM変調における過変調防止手段として、前述のオーディオ信号2などの変調波に対するPWM変調前の振幅制限による手法が汎用技術としてあるのみであり、最大変調度は高くとも90%程度に留まっている。   After all, as a means for preventing overmodulation in PWM modulation at present, there is only a general-purpose technique for limiting the amplitude of the modulated wave such as the audio signal 2 before PWM modulation, and the maximum modulation degree is at most about 90%. Stays.

本発明は上記事情に鑑みてなされたものであり、デジタルオーディオアンプやモータードライバなどに用いられているPWM変調における過変調モードの発生及びひげパルスの発生を防止するとともに、最大変調度を任意の値、例えば90%を超える100%に可及的に近い値に安定して設定可能にする過変調防止回路を提供することを目的とする。   The present invention has been made in view of the above circumstances, and prevents the occurrence of an overmodulation mode and the generation of whisker pulses in PWM modulation used in digital audio amplifiers, motor drivers, and the like, and an arbitrary maximum modulation degree. An object of the present invention is to provide an overmodulation prevention circuit that can be stably set to a value as close to 100% as possible, for example, exceeding 90%.

本発明は、
(1)PWM変調器1における搬送波である三角波3のレベルVと、PWM変調器1における変調波2の高電圧側の許容される最大変調度に対応する高電圧側電圧レベルVとを、第1の比較器Comp1にて比較して前記三角波3と同期する高電圧側最大変調度パルス信号Vを出力し、前記三角波3のレベルVと、前記変調波2の低電圧側の許容される最大変調度に対応する低電圧側電圧レベルVとを、第2の比較器Comp2にて比較して前記三角波3と同期する低電圧側最大変調度パルス信号Vを出力する最大変調度パルス信号生成手段12と、
PWM変調器1によるPWM変調後のPWM出力信号4と、前記高電圧側最大変調度パルス信号Vとを入力して、それらの論理積のパルス信号Vを出力する論理積回路13と、前記論理積回路13の出力信号Vと、前記低電圧側最大変調度パルス信号Vとを入力して、それらの論理和のパルス信号VをPWM出力信号14として出力する論理和回路15と、からなる最大変調度パルス信号注入手段12と、を備えることを特徴とするPWM変調における過変調防止回路20を提供することにより、上記課題を解決する。
The present invention
(1) A level V B of the triangular wave 3 which is a carrier wave in the PWM modulator 1 and a high voltage side voltage level V H corresponding to the maximum allowable modulation degree on the high voltage side of the modulated wave 2 in the PWM modulator 1 The high-voltage side maximum modulation degree pulse signal V D that is synchronized with the triangular wave 3 in comparison with the first comparator Comp1 is output, and the level V B of the triangular wave 3 and the low voltage side of the modulated wave 2 are output. maximum for outputting the acceptable and low voltage-side voltage level V L, corresponding to the maximum modulation factor is, the low-voltage side maximum modulation index pulse signal V E for comparing in the second comparator Comp2 synchronized with the triangular wave 3 Modulation degree pulse signal generation means 12;
A PWM modulator PWM output signal 4 after PWM modulation by 1, type and the high voltage side maximum modulation index pulse signal V D, the AND circuit 13 for outputting a pulse signal V F of the logical product of them, the output signal V F of the aND circuit 13, the enter the low-voltage side maximum modulation index pulse signal V E, the OR circuit 15 which outputs a pulse signal V G of the logical OR of the PWM output signal 14 And the maximum modulation degree pulse signal injection means 12 comprising: an overmodulation prevention circuit 20 in PWM modulation, which solves the above-mentioned problem.

本発明に係るPWM変調における過変調防止回路は、上記のように構成されているため、
(1)極めて簡単な回路構成でありながら、PWM変調における過変調モードを完全に防止することが可能となる。
(2)PWM変調器を用いたデジタルオーディオアンプやモータドライバーなどの出力段ドライバの発熱防止に加えて、出力デバイスの長寿命化をも図ることができる。
(3)注入するパルス信号のパルス幅を任意の値に確実に設定することができるので、最大変調度を自由に設定することが可能である。例えば、最大変調度を95%という100%に近い数値に設定することができる。
(4)許容される最大変調度に対応する高電圧側電圧レベルと低電圧側電圧レベルを可変として制御することで、PWM変調器の最大変調度を自由に設定することが可能である。
(5)最大変調度が安定化することで、ひげパルスの発生が防止できる。
Since the over-modulation prevention circuit in PWM modulation according to the present invention is configured as described above,
(1) While having a very simple circuit configuration, it is possible to completely prevent an overmodulation mode in PWM modulation.
(2) In addition to preventing heat generation of an output stage driver such as a digital audio amplifier or a motor driver using a PWM modulator, the life of the output device can be extended.
(3) Since the pulse width of the pulse signal to be injected can be reliably set to an arbitrary value, the maximum modulation degree can be freely set. For example, the maximum modulation degree can be set to a value close to 100%, such as 95%.
(4) By controlling the high voltage side voltage level and the low voltage side voltage level corresponding to the allowable maximum modulation degree as variable, it is possible to freely set the maximum modulation degree of the PWM modulator.
(5) Since the maximum modulation degree is stabilized, generation of whiskers can be prevented.

本発明に係るPWM変調における過変調防止回路の最良の実施の形態について図面に基づいて説明する。   The best mode of the overmodulation preventing circuit in PWM modulation according to the present invention will be described with reference to the drawings.

図1は本発明に係る過変調防止回路の概要を説明するための概念図である。図2は本発明に係る過変調防止回路の最大変調度パルス信号生成手段を説明するための図である。図3は従来のPWM変調器の等価的な回路図に付加された本発明に係る過変調防止回路の全体回路図である。図4は本発明に係る過変調防止回路の各ノードでの信号波形のタイミングチャート(シミュレーション)である。   FIG. 1 is a conceptual diagram for explaining the outline of an overmodulation prevention circuit according to the present invention. FIG. 2 is a diagram for explaining the maximum modulation degree pulse signal generating means of the overmodulation preventing circuit according to the present invention. FIG. 3 is an overall circuit diagram of an overmodulation preventing circuit according to the present invention added to an equivalent circuit diagram of a conventional PWM modulator. FIG. 4 is a timing chart (simulation) of signal waveforms at each node of the overmodulation preventing circuit according to the present invention.

本発明の着想は、振幅制限のない変調波が入力される従来のPWM変調器1のPWM変調後のPWM出力信号4に対して、何らかの手段で過変調モードの部分にのみ周期的かつ所望のタイミングでパルス信号を注入すれば、PWM変調後のPWM出力信号4が過変調モードになったとしても前記パルス信号が注入されたPWM出力信号は確実に過変調モードが解消されるという点にある。   The idea of the present invention is that the PWM output signal 4 after PWM modulation of the conventional PWM modulator 1 to which a modulated wave without amplitude limitation is input is periodically and desired only in the overmodulation mode by some means. If the pulse signal is injected at the timing, even if the PWM output signal 4 after PWM modulation is in the overmodulation mode, the overmodulation mode is surely canceled in the PWM output signal into which the pulse signal has been injected. .

図1における本発明の過変調防止回路20は、上記着想を実現するものであり、従来のPWM変調器1における変調波2の高電圧側及び低電圧側の許容される最大変調度(例えば95%)のPWM出力信号にそれぞれ対応する高電圧側最大変調度パルス信号V及び低電圧側最大変調度パルス信号VをPWM変調に用いる搬送波3と同期して生成する最大変調度パルス信号生成手段11と、前記高電圧側最大変調度パルス信号Vと前記低電圧側最大変調度パルス信号VとをPWM変調器1によるPWM変調後のPWM出力信号4の高電圧側及び低電圧側における過変調の部分にのみそれぞれ注入する最大変調度パルス信号注入手段12と、を備える構成となっている。 The overmodulation preventing circuit 20 of the present invention in FIG. 1 realizes the above idea, and the maximum allowable modulation degree (for example, 95) on the high voltage side and low voltage side of the modulation wave 2 in the conventional PWM modulator 1. maximum modulation index pulse signal generating the respective PWM output signal of%) corresponding high voltage side maximum modulation index pulse signal V D and the low-voltage side maximum modulation index pulse signal V E is generated in synchronism with the carrier 3 to be used for PWM modulation a means 11, a high voltage side and low voltage side of said high voltage side maximum modulation index pulse signal V D and the low-voltage side maximum modulation index pulse signal V E and the PWM modulator according to 1 PWM modulation after PWM output signal 4 And a maximum modulation degree pulse signal injection means 12 for injecting only in the overmodulation part.

ここに、上記最大変調度パルス信号生成手段11は、例えば図2に示されるように、従来のPWM変調器1における搬送波である三角波3のレベルVと、PWM変調器1における変調波であるオーディオ信号2の高電圧側の許容される最大変調度(例えば95%)に対応する高電圧側電圧レベルVとを、第1の比較器Comp1にて比較して前記三角波3と同期する高電圧側最大変調度パルス信号Vを出力するとともに、前記三角波3のレベルVと、前記変調波であるオーディオ信号2の低電圧側の許容される最大変調度(例えば95%)に対応する低電圧側電圧レベルVとを、第2の比較器Comp2にて比較して前記三角波3と同期する低電圧側最大変調度パルス信号Vを出力する構成となっている。 Here, the maximum modulation degree pulse signal generating means 11 is a level V B of the triangular wave 3 which is a carrier wave in the conventional PWM modulator 1 and a modulated wave in the PWM modulator 1, as shown in FIG. a high voltage-side voltage level V H corresponding to the maximum allowable degree of modulation of the high-voltage side of the audio signal 2 (e.g. 95%), high that compared with the first comparator Comp1 synchronized with the triangular wave 3 The voltage side maximum modulation degree pulse signal V D is output, and also corresponds to the level V B of the triangular wave 3 and the allowable maximum modulation degree (for example, 95%) on the low voltage side of the audio signal 2 as the modulation wave. a low-voltage side voltage level V L, has a configuration for outputting a low-voltage side maximum modulation index pulse signal V E which is synchronized with the triangular wave 3 compared with the second comparator Comp2.

而して、上記高電圧側最大変調度パルス信号V及び上記低電圧側最大変調度パルス信号Vの各パルス幅は許容される最大変調度になっている状態が続く最小幅のパルスで構成されていることになる。 And Thus, a pulse of each pulse width is the minimum width the state that is a maximum modulation index allowed subsequent of the high voltage side maximum modulation index pulse signal V D and the low-voltage side maximum modulation index pulse signal V E It will be configured.

図3には、振幅制限のない変調波(オーディオ信号)2が入力される前記従来の等価的なPWM変調器1のPWM変調後のPWM出力信号4(レベルV)に対して、前記最大変調度パルス信号生成手段11と、PWM変調後のPWM出力信号4に対する具体的な最大変調度パルス信号注入手段12(論理積回路と論理和回路で構成されている。)からなる本発明の過変調防止回路20を付加した構成の全体回路が示されている。 FIG. 3 shows the maximum PWM output signal 4 (level V C ) after PWM modulation of the conventional equivalent PWM modulator 1 to which a modulated wave (audio signal) 2 without amplitude limitation is input. A modulation degree pulse signal generation means 11 and a specific maximum modulation degree pulse signal injection means 12 (consisting of a logical product circuit and a logical sum circuit) for the PWM output signal 4 after PWM modulation. An overall circuit having a configuration to which a modulation preventing circuit 20 is added is shown.

図3の最大変調度パルス信号注入手段12は、PWM変調後のPWM出力信号4(レベルV)と、前記最大変調度パルス信号生成手段11における第1の比較器Comp1の出力する高電圧側最大変調度パルス信号Vとを、入力してそれらの論理積のパルス信号Vを出力する論理積回路13と、前記論理積回路13の出力信号Vと、前記最大変調度パルス信号生成手段11における第2の比較器Comp2の出力する低電圧側最大変調度パルス信号Vと、を入力してそれらの論理和のパルス信号VをPWM出力信号14として出力する論理和回路15と、からなる極めてシンプルな回路構成となっている。 The maximum modulation degree pulse signal injection means 12 in FIG. 3 includes the PWM output signal 4 (level V C ) after PWM modulation and the high voltage side output from the first comparator Comp1 in the maximum modulation degree pulse signal generation means 11. An AND circuit 13 that inputs a maximum modulation degree pulse signal V D and outputs a pulse signal V F of the logical product thereof, an output signal V F of the AND circuit 13, and the maximum modulation degree pulse signal generation a low voltage side maximum modulation index pulse signal V E output from the second comparator Comp2 in unit 11, the OR circuit 15 to output as a PWM output signal 14 a pulse signal V G of the logical OR to input The circuit configuration is extremely simple.

図4に示される上記回路構成の各ノードでの電圧タイミングチャート(シミュレーション)から判るように、従来のPWM出力信号4(レベルV)には、過変調モードが存在するが、前記最大変調度パルス注入手段12のパルス信号V(過変調を防止したPWM出力信号14)は注入された高電圧側最大変調度パルス信号V及び低電圧側最大変調度パルス信号Vにより過変調モードが無くなっている。なお、過変調でない部分では、高電圧側最大変調度パルス信号V及び低電圧側最大変調度パルス信号Vは本来のPWM出力信号にマスクされて回路論理的に注入されてないように見える。 As can be seen from the voltage timing chart (simulation) at each node of the circuit configuration shown in FIG. 4, the conventional PWM output signal 4 (level V C ) has an overmodulation mode. overmodulation mode by the pulse signal V G (PWM output signal 14 which prevents over-modulation) of high-voltage-side maximum modulation index pulse signal V D and the low-voltage side maximum modulation index pulse signal V E injected pulse injection means 12 It's gone. In the partial non-overmodulation, it appears to the high voltage side maximum modulation index pulse signal V D and the low-voltage side maximum modulation index pulse signal V E is not masked by the circuit logically injected to the original PWM output signal .

また、従来発生していたひげパルスは同じタイミングで注入された高電圧側最大変調度パルス信号V或いは低電圧側最大変調度パルス信号Vに重畳されて消されている。 Further, beard pulse which has been conventionally generated are erased superimposed on the high voltage side maximum modulation index pulse signal V D or the low-voltage side maximum modulation index pulse signal V E is injected at the same timing.

以上から明らかなように、本発明の過変調防止回路20を付加したPWM変調器では、前記最大変調度パルス信号生成手段11における高電圧側電圧レベルVと低電圧側電圧レベルVを任意に設定することで、PWM変調の最大変調度を自由に且つ安定確実に設定することが可能になる。 As is apparent from the above, in the PWM modulator to which the overmodulation preventing circuit 20 of the present invention is added, the high voltage side voltage level V H and the low voltage side voltage level V L in the maximum modulation degree pulse signal generating means 11 are arbitrarily set. By setting to, the maximum modulation degree of PWM modulation can be set freely and stably.

例えば、PWM変調器の搬送波としての三角波3のレベルVが±1.0V振幅の400KHzの場合に、最大変調度を95%に設定したい場合、三角波3のレベルVは周期2.5μsで、その2.5%の62.5nsが前記高電圧側最大変調度パルス信号Vと低電圧側最大変調度パルス信号Vのパルス幅となる。したがって、前記高電圧側電圧レベルVと低電圧側電圧レベルVをこれに合わせて一定(約±0.975V)に設定すればよい。勿論、許容される最大変調度は95%に限らず100%に可及的に近い値に設定することも可能である。 For example, when the level V B of the triangular wave 3 as the carrier wave of the PWM modulator is 400 KHz with an amplitude of ± 1.0 V and the maximum modulation degree is desired to be set to 95%, the level V B of the triangular wave 3 is 2.5 μs in period. its 2.5% 62.5ns is a pulse width of the high voltage side maximum modulation index pulse signal V D and the low-voltage side maximum modulation index pulse signal V E. Therefore, the high voltage side voltage level V H and the low voltage side voltage level V L may be set to be constant (about ± 0.975 V) according to this. Of course, the allowable maximum modulation degree is not limited to 95%, but can be set to a value as close to 100% as possible.

視点を変えて、図3中の過変調防止回路20において、V、Vの電圧を外部制御回路(マイコン等)で可変にコントロールすることで、注入する高電圧側最大変調度パルス信号Vと低電圧側最大変調度パルス信号Vのパルス幅を状況に応じて自由に変化させることができ、PWM変調器の最大変調度を簡単且つ精度良くコントロールできることが判る。 In the overmodulation preventing circuit 20 in FIG. 3, the high voltage side maximum modulation degree pulse signal V to be injected is controlled by variably controlling the voltages V H and V L with an external control circuit (such as a microcomputer) in the overmodulation preventing circuit 20 in FIG. can be changed freely according to the pulse width D and the low-voltage side maximum modulation index pulse signal V E on the situation, it can be seen that the maximum modulation index of the PWM modulator can be easily and precisely controlled.

なお、図3中の過変調防止回路20の最大変調度パルス信号注入手段12の論理積回路13と論理和回路15の組み合わせは最もシンプルなものであるが、勿論、他の論理回路の構成でも実現可能である。   The combination of the logical product circuit 13 and the logical sum circuit 15 of the maximum modulation degree pulse signal injection means 12 of the overmodulation prevention circuit 20 in FIG. 3 is the simplest, but of course, other logical circuit configurations are also possible. It is feasible.

また、前記最大変調度パルス信号生成手段11では、搬送波である三角波3から高電圧側最大変調度パルス信号Vと低電圧側最大変調度パルス信号Vを生成しているが、他の手段として、PWM変調器1における三角波3を生成する基となっている図示されない矩形パルス信号から生成することもできる。 Further, the in maximum modulation index pulse signal generating means 11, but to generate a high voltage side maximum modulation index pulse signal V D and the low-voltage side maximum modulation index pulse signal V E from the triangular wave 3 is the carrier, other means As described above, it can also be generated from a rectangular pulse signal (not shown) which is a basis for generating the triangular wave 3 in the PWM modulator 1.

さらに、従来のPWM変調器の変調後のPWM出力信号に最大変調度のパルス信号を注入するという本発明の過変調防止回路の着想は、PDM(パルス持続変調)にも応用することができる。   Furthermore, the idea of the overmodulation prevention circuit of the present invention that injects a pulse signal having a maximum modulation degree into a PWM output signal after modulation by a conventional PWM modulator can be applied to PDM (pulse continuous modulation).

本発明に係る過変調防止回路の概要を説明するための概念図である。It is a conceptual diagram for demonstrating the outline | summary of the overmodulation prevention circuit which concerns on this invention. 本発明に係る過変調防止回路の最大変調度パルス信号生成手段を説明するための図である。It is a figure for demonstrating the maximum modulation degree pulse signal generation means of the overmodulation prevention circuit which concerns on this invention. 従来のPWM変調器の等価的な回路図に付加された本発明に係る過変調防止回路の全体回路図である。FIG. 6 is an overall circuit diagram of an overmodulation prevention circuit according to the present invention added to an equivalent circuit diagram of a conventional PWM modulator. 本発明に係る過変調防止回路の各ノードでの信号波形のタイミングチャート(シミュレーション)である。4 is a timing chart (simulation) of signal waveforms at each node of the overmodulation prevention circuit according to the present invention. 従来のPWM変調器を等価的に示した回路図である。It is the circuit diagram which showed the conventional PWM modulator equivalent. 従来のPWM変調器の搬送波である三角波のレベルVと、変調波である(アナログ)オーディオ信号のレベルVと、PWM出力信号のレベルVを対比した波形図である。FIG. 7 is a waveform diagram comparing a level V B of a triangular wave that is a carrier wave of a conventional PWM modulator, a level V A of an (analog) audio signal that is a modulated wave, and a level V C of a PWM output signal. 従来のPWM変調器の過変調モードとなる場合の三角波のレベルVと、オーディオ信号のレベルVと、PWM出力信号のレベルVを対比した波形図である。And level V B of the triangular wave when the conventional overmodulation mode PWM modulator, a level V A of the audio signal is a waveform diagram of comparing the level V C of the PWM output signal.

符号の説明Explanation of symbols

2 最小幅パルス信号生成手段
3 最小幅パルス注入手段
4 論理積回路
5 論理和回路
20 過変調防止回路
Comp1 第1の比較器
Comp2 第2の比較器
Comp3 比較器
P1 上側の最小幅パルス
P2 下側の最小幅パルス
(アナログ)オーディオ信号
搬送波である三角波(所謂ノコギリ波を含む。)
PWM出力信号
上側最小幅パルス信号
下側最小幅パルス信号
最大レベル電圧
最小レベル電圧
論理積回路の出力信号
論理和のパルス信号(過変調なしPWM出力信号)

2 Minimum width pulse signal generation means
3 Minimum width pulse injection means
4 AND circuit
5 OR circuit 20 Overmodulation prevention circuit Comp1 1st comparator Comp2 2nd comparator Comp3 comparator P1 Minimum width pulse on the upper side P2 Minimum width pulse on the lower side
V A (analog) audio signal
A triangular wave (including a so-called sawtooth wave) that is a V B carrier wave.
V C PWM output signal
V D upper side minimum width pulse signal
VE lower side minimum width pulse signal
V H maximum level voltage
VL minimum level voltage
The output signal of the V F AND circuit
Pulse signal V G logical sum (without overmodulation PWM output signal)

Claims (1)

PWM変調器における搬送波である三角波のレベルと、PWM変調器における変調波の高電圧側の許容される最大変調度に対応する高電圧側電圧レベルとを、第1の比較器にて比較して前記三角波と同期する高電圧側最大変調度パルス信号を出力し、前記三角波のレベルと、前記変調波の低電圧側の許容される最大変調度に対応する低電圧側電圧レベルとを、第2の比較器にて比較して前記三角波と同期する低電圧側最大変調度パルス信号を出力する最大変調度パルス信号生成手段と、
PWM変調器によるPWM変調後のPWM出力信号と、前記高電圧側最大変調度パルス信号とを入力して、それらの論理積のパルス信号を出力する論理積回路と、前記論理積回路の出力信号と、前記低電圧側最大変調度パルス信号とを入力して、それらの論理和のパルス信号をPWM出力信号として出力する論理和回路と、からなる最大変調度パルス信号注入手段と、
を備えることを特徴とするPWM変調における過変調防止回路。
The first comparator compares the level of the triangular wave that is a carrier wave in the PWM modulator and the high voltage side voltage level corresponding to the maximum allowable modulation degree on the high voltage side of the modulated wave in the PWM modulator. A high voltage side maximum modulation degree pulse signal synchronized with the triangular wave is output, and a second voltage level of the triangular wave and a low voltage side voltage level corresponding to an allowable maximum modulation degree on the low voltage side of the modulation wave are obtained. A maximum modulation degree pulse signal generating means for outputting a low voltage side maximum modulation degree pulse signal synchronized with the triangular wave by the comparator of
An AND circuit that inputs a PWM output signal after PWM modulation by the PWM modulator and the high-voltage-side maximum modulation degree pulse signal and outputs a pulse signal of the logical product thereof, and an output signal of the AND circuit And a logical sum circuit that inputs the low voltage side maximum modulation degree pulse signal and outputs a pulse signal of these logical sums as a PWM output signal, maximum modulation degree pulse signal injection means,
An overmodulation prevention circuit in PWM modulation, comprising:
JP2004142781A 2004-05-12 2004-05-12 Overmodulation prevention circuit in PWM modulation Expired - Lifetime JP4305275B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004142781A JP4305275B2 (en) 2004-05-12 2004-05-12 Overmodulation prevention circuit in PWM modulation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004142781A JP4305275B2 (en) 2004-05-12 2004-05-12 Overmodulation prevention circuit in PWM modulation

Publications (2)

Publication Number Publication Date
JP2005328196A JP2005328196A (en) 2005-11-24
JP4305275B2 true JP4305275B2 (en) 2009-07-29

Family

ID=35474213

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004142781A Expired - Lifetime JP4305275B2 (en) 2004-05-12 2004-05-12 Overmodulation prevention circuit in PWM modulation

Country Status (1)

Country Link
JP (1) JP4305275B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080059695A (en) * 2006-12-26 2008-07-01 주식회사 이투에스 PMB signal generation module and its generation method
KR101794999B1 (en) 2016-08-25 2017-11-08 현대오트론 주식회사 Power Supply Generation Method For High Voltage Of Isolated Gate Driver
CN111682783A (en) * 2020-06-01 2020-09-18 新风光电子科技股份有限公司 High-voltage frequency conversion all-in-one machine adopting trapezoidal modulation waves and control method thereof

Also Published As

Publication number Publication date
JP2005328196A (en) 2005-11-24

Similar Documents

Publication Publication Date Title
US7348840B2 (en) Feedback controller for PWM amplifier
US6107875A (en) Variable frequency class D modulator with built in soft clipping and frequency limiting
EP2290812B1 (en) Concept, method and apparatus of improved distortion switched-mode amplifier
US5398003A (en) Pulse width modulation speaker amplifier
EP3474448B1 (en) A pulse width modulation circuit, corresponding device and method
US5613010A (en) Apparatus for reproducing sound with a reduced dynamic range
US20040232978A1 (en) Filterless class D amplifiers using spread spectrum PWM modulation
US7961020B2 (en) Digital signal converter
KR20030031154A (en) Digital class-d audio amplifier
EP2127070B1 (en) A data processing system for clipping correction
KR860002183A (en) Digital audio amplifier
EP1049247B1 (en) Class-D amplifier with enhanced bandwidth
US8115564B2 (en) Systems and methods to minimize startup transients in class-D amplifiers
JP2003115730A (en) Pwm (pulse-width modulation) circuit and power amplifier circuit
WO2010067823A1 (en) Class-d electrical amplifier
JP4356625B2 (en) Digital amplifier
JP4305275B2 (en) Overmodulation prevention circuit in PWM modulation
US20030122605A1 (en) Current limiting circuit
JP7152642B2 (en) Class D amplifier with duty cycle control
WO2002061942A1 (en) Audio reproducing apparatus and method
US7629842B2 (en) Class D audio amplifier
KR100453708B1 (en) High-Efficiency Switching Amplifier
EP2562933A1 (en) Class D amplifier and control method
US7889001B2 (en) Systems and methods of reduced distortion in a class D amplifier
JPS6119169B2 (en)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060630

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081225

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090107

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090302

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090407

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090420

R151 Written notification of patent or utility model registration

Ref document number: 4305275

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120515

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120515

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120515

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120515

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130515

Year of fee payment: 4

EXPY Cancellation because of completion of term