Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4337685B2 - Resin sealing substrate - Google Patents
[go: Go Back, main page]

JP4337685B2 - Resin sealing substrate - Google Patents

Resin sealing substrate Download PDF

Info

Publication number
JP4337685B2
JP4337685B2 JP2004242256A JP2004242256A JP4337685B2 JP 4337685 B2 JP4337685 B2 JP 4337685B2 JP 2004242256 A JP2004242256 A JP 2004242256A JP 2004242256 A JP2004242256 A JP 2004242256A JP 4337685 B2 JP4337685 B2 JP 4337685B2
Authority
JP
Japan
Prior art keywords
circuit pattern
hole
electronic component
recess
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004242256A
Other languages
Japanese (ja)
Other versions
JP2006060125A (en
Inventor
伊彦 小川
和孝 吉田
恒俊 大場
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Omron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Omron Corp filed Critical Omron Corp
Priority to JP2004242256A priority Critical patent/JP4337685B2/en
Publication of JP2006060125A publication Critical patent/JP2006060125A/en
Application granted granted Critical
Publication of JP4337685B2 publication Critical patent/JP4337685B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Description

本発明は、金属薄板よりなる回路パターン基板に実装された電子部品を絶縁性の樹脂層により封止した樹脂封止基板に関する。   The present invention relates to a resin-sealed substrate in which electronic components mounted on a circuit pattern substrate made of a thin metal plate are sealed with an insulating resin layer.

従来この種の樹脂封止基板としては、例えば特許文献1に記載されたものが公知である。   Conventionally, as this type of resin-encapsulated substrate, for example, the one described in Patent Document 1 is known.

前記特許文献1に記載された「回路構成電子部品」は、金属薄板を打ち抜いて一体的に形成された回路パターンと接続端子を設け、回路パターン上に電子素子をはんだ付けした後、回路パターンと電子素子を絶縁樹脂により封止した構成となっており、回路基板と回路パターンを別々に設ける必要がない上、電子素子が樹脂により確実に保護できる等の効果を有している。   The “circuit configuration electronic component” described in Patent Document 1 is provided with a circuit pattern and a connection terminal integrally formed by punching a metal thin plate, and after soldering an electronic element on the circuit pattern, the circuit pattern and The electronic element is sealed with an insulating resin, so that there is no need to separately provide a circuit board and a circuit pattern, and the electronic element can be reliably protected by the resin.

一方樹脂封止基板には、回路パターン基板に実装された電子部品を絶縁樹脂層により封止して樹脂封止基板の本体を製作後、さらにこの本体に後付けで電子部品を実装することがよくある。   On the other hand, on the resin-sealed board, it is often the case that the electronic component mounted on the circuit pattern board is sealed with an insulating resin layer to manufacture the main body of the resin-sealed board, and then the electronic component is mounted later on the main body. is there.

このような用途の樹脂封止基板の場合、回路パターン基板aには、予め後付け電子部品を実装するためのスルーホールbが図10に示すように形成されていて、絶縁樹脂層cにより電子部品を封止する際、絶縁樹脂層cがスルーホールbを覆わないように、スルーホールbの上面と下面側にテーパ状の凹部dが絶縁樹脂層cに形成されている。   In the case of such a resin-sealed substrate, a through hole b for mounting a post-installed electronic component is formed in the circuit pattern substrate a in advance as shown in FIG. 10, and the electronic component is formed by the insulating resin layer c. In order to prevent the insulating resin layer c from covering the through hole b, a tapered recess d is formed in the insulating resin layer c on the upper surface and the lower surface side of the through hole b.

これら凹部dは、絶縁樹脂層cの表面側が大径で、かつスルーホールb側へ順次小径となるテーパ状となっていて、絶縁樹脂層cを成形する金型(図示せず)と回路パターン基板aの間に位置ずれがあったり、絶縁樹脂層cが熱収縮しても絶縁樹脂層cがスルーホールbを覆うことがないように、凹部dにおけるスルーホールb側の径がスルーホールbの径に対して十分に大きく設定されており、このため絶縁樹脂層cにより封止された回路パターン基板aのスルーホールb周辺には、棚状部eが生じている。 These recesses d are tapered so that the surface side of the insulating resin layer c has a large diameter and gradually decreases toward the through hole b, and a mold (not shown) for molding the insulating resin layer c and a circuit pattern are formed. In order to prevent the insulating resin layer c from covering the through hole b even if the insulating resin layer c is thermally shrunk between the substrates a, the diameter on the through hole b side of the recess d is equal to the through hole b. Therefore, a shelf-like portion e is generated around the through hole b of the circuit pattern substrate a sealed with the insulating resin layer c.

回路パターン基板aに実装された電子部品を絶縁樹脂層cで封止することにより形成された樹脂封止基板の本体に後付け部品を実装する場合、部品実装装置や作業者が手作業で後付け電子部品のリードfを回路パターン基板aのスルーホールbへ挿入するが、スルーホールbの周囲には棚状部eがあるため、リードfの先端が図11に示すように棚状部eに当たってしまうことがある。   When mounting a retrofitting component on the main body of a resin-sealed substrate formed by sealing an electronic component mounted on the circuit pattern substrate a with an insulating resin layer c, the component mounting apparatus or the operator manually installs the retrofitted electronic component. The component lead f is inserted into the through hole b of the circuit pattern substrate a. Since there is a shelf-like portion e around the through-hole b, the tip of the lead f hits the shelf-like portion e as shown in FIG. Sometimes.

このような場合後付け電子部品を水平方向に移動させながらリードfの先端がスルーホールbに合致するよう補正作業を行うが、部品実装装置を使用して後付け部品を実装する場合、リードfの先端が棚状部eに当たるとリードfの先端が変形して、スルーホールbに挿入できなくなる問題がある。   In such a case, correction work is performed so that the tip of the lead f is aligned with the through hole b while moving the post-installation electronic component in the horizontal direction. However, when mounting a retrofit component using a component mounting apparatus, the tip of the lead f , The tip of the lead f is deformed and cannot be inserted into the through hole b.

また手作業で後付け電子部品を実装する場合は、後付け電子部品のリードfをスルーホールbに挿入する作業に時間を要して作業性が悪い問題がある。   In addition, when mounting the retrofitted electronic component manually, it takes time to insert the lead f of the retrofitted electronic component into the through hole b, resulting in poor workability.

一方後付け電子部品の実装が完了した樹脂封止基板は、フローはんだ工程でスルーホールbに挿入された後付け電子部品のリードfをはんだ付けする。   On the other hand, the resin-encapsulated substrate on which the mounting of the post-attached electronic component is completed solders the lead f of the post-attached electronic component inserted into the through hole b in the flow soldering process.

このとき図12に示すように樹脂封止基板の裏面側よりはんだ噴流gを吹き付けてはんだ付けを行うが、後付け電子部品実装側の凹部dと同様に凹部dの径を予め小さくしておくと、はんだ噴流gがリードfの挿入されたスルーホールbに達しなくなり、その結果リードfと回路パターンaがはんだ付けできなくなる問題が生じる。   At this time, as shown in FIG. 12, soldering is performed by spraying a solder jet g from the back side of the resin-encapsulated substrate. However, if the diameter of the recess d is reduced in advance in the same manner as the recess d on the mounting side of the post-installed electronic component. The solder jet g does not reach the through hole b in which the lead f is inserted, and as a result, there arises a problem that the lead f and the circuit pattern a cannot be soldered.

本発明はかかる問題を改善するためになされたもので、後付け電子部品の実装が容易で、かつはんだ不良が発生することが少ない樹脂封止基板を提供することを目的とするものである。   The present invention has been made in order to improve such a problem, and an object of the present invention is to provide a resin-encapsulated substrate in which post-installed electronic components can be easily mounted and solder defects are less likely to occur.

本発明の樹脂封止基板は、金属薄板を打ち抜くことにより回路パターンや、電子部品を実装するためのスルーホールが穿設されたランド等を形成した回路パターン基板と、回路パターン基板の表裏面を被覆することにより回路パターン基板に実装された電子部品を封止する絶縁樹脂層とからなる樹脂封止基板であって、回路パターン基板の表裏面のうち後付け電子部品実装面となる側に設けられた絶縁樹脂層に形成され、かつ表面側が大径で、後付け電子部品を実装するスルーホール側へ順次小径となるテーパ状の第1の凹部と、第1の凹部を設けることによりスルーホールの周囲に形成された棚状部とを備え、棚状部の幅が後付け電子部品のリードの直径の1/2以下となるように第1の凹部の小径部の直径を設定すると共に、テーパ状の第1の凹部の内周面の傾斜角がほぼ5度に設定してなり、さらに、回路パターン基板の表裏面のうちはんだ面となる側に設けられた絶縁樹脂層に、表面側が大径で、後付け電子部品を実装するスルーホール側へ順次小径となるテーパ状をなし、かつ内周面の傾斜角がほぼ45度に設定された第2の凹部を形成したことを特徴とするThe resin-sealed substrate of the present invention comprises a circuit pattern substrate formed by punching a metal thin plate to form a circuit pattern, a land having a through hole for mounting an electronic component, and the front and back surfaces of the circuit pattern substrate. A resin-sealed substrate comprising an insulating resin layer that seals an electronic component mounted on a circuit pattern substrate by coating, and is provided on the side of the circuit pattern substrate on the side to be a post-attached electronic component mounting surface A tapered first recess having a large diameter on the surface side and having a large diameter on the surface side and gradually decreasing in diameter toward the through hole side for mounting the retrofitted electronic component, and the periphery of the through hole by providing the first recess in a formed ledge, sets the diameter of the small-diameter portion of the first recess such that the width of the ledge is 1/2 or less of the lead diameter retrofitted electronic components, tapered The angle of inclination of the inner peripheral surface of the concave portion 1 is set to approximately 5 degrees, and furthermore, the surface side has a large diameter on the insulating resin layer provided on the solder surface side of the front and back surfaces of the circuit pattern substrate, Retrofit sequentially tapered such that the diameter to the through hole side for mounting electronic components, and the inclination angle of the inner circumferential surface, characterized in that the formation of the second recess which is set to approximately 45 degrees.

前記構成により、後付け電子部品を実装する際、後付け電子部品のリード先端が凹部の内周面にガイドされ、かつスルーホール周辺の棚状部に突き当たることなくスルーホールへと挿入することができるため、後付け電子部品の実装作業が短時間で能率よく行えると共に、棚状部によりリードの先端が変形されることもないので、部品実装装置を使用して自動的に後付け電子部品を実装する場合でも、実装不能となることがない。   With the above configuration, when mounting a retrofit electronic component, the lead tip of the retrofit electronic component is guided by the inner peripheral surface of the recess, and can be inserted into the through hole without hitting the shelf-like portion around the through hole. In addition, it is possible to efficiently mount the retrofitting electronic component in a short time, and the tip of the lead is not deformed by the shelf, so even when mounting the retrofitting electronic component automatically using the component mounting device It will not be impossible to implement.

また前記構成により、実装した後付け電子部品のリードが第1の凹部の内周面に支持されるため、回路パターン基板の肉厚が薄い場合でも、実装された後付け電子部品の自立状態が不安定となることがない。 Moreover, since the lead | read | reed of the mounted electronic component mounted by the said structure is supported by the internal peripheral surface of a 1st recessed part, even when the thickness of a circuit pattern board | substrate is thin, the self-supporting state of the mounted electronic electronic component is unstable It will never be.

さらに前記構成により、後付け電子部品をフローはんだ工程によりはんだ付けする際、はんだ噴流が十分にスルーホールへ達してはんだ付け不良が発生することがなくなるため、フローはんだ付けの信頼性が向上する。 Further, with the above-described configuration, when soldering the post-installed electronic component by the flow soldering process, the solder jet does not sufficiently reach the through hole and the soldering failure does not occur, so that the reliability of the flow soldering is improved.

本発明の樹脂封止基板は、回路パターン上に後付け電子部品を複数実装する際において、各後付け電子部品のリードを実装するためのスルーホール同士が近接する場合は、各スルーホールに対応して形成された第2の凹部を、互いに連続するよう形成し、かつ互いに近接する各スルーホールの間に薄肉部またはリブを形成したものである。 Resin sealing substrate of the present invention, in a time of mounting a plurality of electronic components retrofitted on the circuit pattern, in the case where the through-holes with each other for mounting the lead of each post with the electronic components are close corresponds to each through hole The second recesses formed in this way are formed so as to be continuous with each other , and thin portions or ribs are formed between the through holes adjacent to each other .

前記構成により、後付け電子部品を実装するランドが近接していても、内周面の傾斜角がほぼ45度の第2の凹部が形成可能になるため、フローはんだによりはんだ付けする際はんだ付け不良が発生することがないと共に、各スルーホール間に形成された薄肉部やリブにより各スルーホール間がはんだにより短絡される心配もない。 According to the above configuration, even when lands for mounting the post-installed electronic components are close to each other, the second recess having an inclination angle of the inner peripheral surface of approximately 45 degrees can be formed. Is not generated, and there is no fear that the through holes are short-circuited by the solder due to the thin portions or ribs formed between the through holes.

本発明の樹脂封止基板は、路パターンが分離しないように設けたタイバーを覆う絶縁樹脂層に長方形状の凹部を形成してタイバーを露出させ、かつ長方形状の凹部内にイバーに達する薄肉部を形成すると共に、薄肉部を残してタイバーを打ち抜き切断したものである。 Resin sealing substrate of the present invention, circuitry pattern forms a rectangular recess in the insulating resin layer covering the tie bars provided so as not to separate to expose the tie bar, and reach data Iba rectangular shape recess A thin portion is formed, and the tie bar is punched and cut leaving the thin portion.

前記構成により、後付け電子部品をフローはんだによりはんだ付けする際、打ち抜き孔よりはんだが樹脂封止基板の上面側に吹き上がることがないため、はんだの吹き上げ高さを高く設定することができ、これによってフローはんだ付けの信頼性を向上させることができる。 With the above configuration, when soldering a post-installed electronic component with flow solder, the solder does not blow up from the punched hole to the upper surface side of the resin-encapsulated substrate, so that the solder blowing height can be set high. Therefore, the reliability of flow soldering can be improved.

本発明の樹脂封止基板によれば、後付け電子部品を実装する際、後付け電子部品のリード先端がスルーホール周辺の棚状部に突き当たることなくスルーホールへと挿入することができるため、後付け電子部品の実装作業が短時間で能率よく行えると共に、はんだ噴流が十分にスルーホールへ達してはんだ付け不良が発生することがなくなるため、フローはんだ付けの信頼性も向上する。   According to the resin-encapsulated substrate of the present invention, when mounting the post-attached electronic component, the lead tip of the post-attached electronic component can be inserted into the through hole without hitting the shelf-like portion around the through hole. The component mounting operation can be performed efficiently in a short time, and the solder jet flow sufficiently reaches the through-hole so that no soldering failure occurs, so that the reliability of flow soldering is improved.

本発明の実施の形態を、図面を参照して詳述する。   Embodiments of the present invention will be described in detail with reference to the drawings.

図1は樹脂封止基板の上面(後付け電子部品実装面)側の斜視図、図2は同下面(はんだ面)側の平面図、図3は図2のA−A線に沿う拡大断面図、図4は図2のB−B線に沿う拡大断面図、図5は図2のC円内の拡大図、図6は図5のD−D線に沿う断面図、図7ないし図9は作用説明図である。   FIG. 1 is a perspective view of the top surface (mounting surface of a post-installed electronic component) side of the resin sealing substrate, FIG. 2 is a plan view of the bottom surface (solder surface) side, and FIG. 4 is an enlarged cross-sectional view taken along line BB in FIG. 2, FIG. 5 is an enlarged view taken along a circle C in FIG. 2, FIG. 6 is a cross-sectional view taken along line DD in FIG. FIG.

樹脂封止基板の本体1は、金属薄板を回路パターン形状に打ち抜くことにより形成された回路パターン基板2と、回路パターン基板2に実装された電子部品3を封止する絶縁樹脂層4とからなる。   The main body 1 of the resin-encapsulated substrate includes a circuit pattern substrate 2 formed by punching a metal thin plate into a circuit pattern shape, and an insulating resin layer 4 that encapsulates the electronic component 3 mounted on the circuit pattern substrate 2. .

回路パターン基板2には、金属薄板を打ち抜いて回路パターン基板2を形成する際、ICやチップ抵抗、コンデンサ、ダイオード等の電子部品3をはんだ付けするためのランドや、回路パターン(ともに図示せず)同士が分離しないように一時的に連結しているダイバー2a及び後付け電子部に5をはんだ付けするためのランド2b等が形成されており、各ランド2bには電子部品3や後付け電子部品5のリード5aを挿入するためのスルーホール2cが穿設されている。   When the circuit pattern substrate 2 is formed by punching a thin metal plate, the circuit pattern substrate 2 is formed with a land for soldering an electronic component 3 such as an IC, a chip resistor, a capacitor, or a diode, or a circuit pattern (both not shown). ) A diver 2a that is temporarily connected so as not to be separated from each other, and a land 2b for soldering 5 to the post-installed electronic portion, etc. are formed, and each of the lands 2b has an electronic component 3 and a post-installed electronic component 5 A through hole 2c for inserting the lead 5a is formed.

また、回路パターン基板2の表裏面は、絶縁樹脂層4を層状に被覆することにより、回路パターン基板2に実装された電子部品3が封止されている。   The front and back surfaces of the circuit pattern substrate 2 are covered with the insulating resin layer 4 in a layered manner, so that the electronic components 3 mounted on the circuit pattern substrate 2 are sealed.

回路パターン基板2の表裏面を被覆する絶縁樹脂層4は、上型と下型とからなる金型(図示せず) を使用して成形されているが、金型には回路パターン基板2に実装された電子部品3と合致する位置に、電子部品3の周囲を囲むようにキャビティが形成されている。   The insulating resin layer 4 that covers the front and back surfaces of the circuit pattern substrate 2 is formed using a mold (not shown) composed of an upper mold and a lower mold. A cavity is formed at a position that matches the mounted electronic component 3 so as to surround the periphery of the electronic component 3.

また後付け電子部品5を実装するランド3bが絶縁樹脂層4により被覆されないように、各ランド2bの上下面にテーパ状の凹部4a,4bを形成するための凸部(図示せず) が上型と下型にそれぞれ形成されている。   Further, convex portions (not shown) for forming tapered concave portions 4a and 4b are formed on the upper and lower surfaces of the lands 2b so that the lands 3b for mounting the retrofitted electronic components 5 are not covered with the insulating resin layer 4. And the lower mold respectively.

各ランド2bの上側及び下側に設けられた凹部4a,4bは、回路パターン基板2側が小径で、かつ絶縁層4の表面側へ順次大径となるテーパ状に形成するため、上型及び下型に形成された凸部は、先端側が順次小径となるテーパ状となっていて、各凸部の先端で回路パターン基板2のランド2bを上下方向から挟着するようになっており、この状態で金型内に溶融樹脂を射出することにより、回路パターン基板2に予め実装された電子部品3は絶縁樹脂層4により封止され、また後付け電子部品5を実装するランド2bの上下面に、図3に示すようにテーパ状の凹部4a,4bが形成されている。   The recesses 4a and 4b provided on the upper and lower sides of each land 2b are formed in a tapered shape having a small diameter on the circuit pattern substrate 2 side and a large diameter sequentially toward the surface side of the insulating layer 4. The convex portions formed on the mold are tapered so that the tip side is gradually reduced in diameter, and the lands 2b of the circuit pattern substrate 2 are sandwiched from the top and bottom at the tips of the respective convex portions. By injecting the molten resin into the mold, the electronic component 3 mounted in advance on the circuit pattern substrate 2 is sealed with the insulating resin layer 4, and on the upper and lower surfaces of the land 2b on which the post-attached electronic component 5 is mounted, As shown in FIG. 3, tapered recesses 4a and 4b are formed.

一方回路パターン基板2の上面(後付け電子部品実装面)を覆う絶縁樹脂層4側に形成された凹部(第1の凹部)4aは、後付け電子部品5のリード5aがランド2bのスルーホール2cに挿入しやすいように次のように形成されている。 On the other hand, a recess (first recess) 4a formed on the insulating resin layer 4 side that covers the upper surface of the circuit pattern substrate 2 (the mounting surface of the post-attached electronic component ) 4a has a lead 5a of the post-attached electronic component 5 in the through hole 2c of the land 2b. It is formed as follows for easy insertion.

すなわちランド2bのスルーホール2cに後付け電子部品5のリード5aが挿入しやすいように、リード5aの先端は予め斜めにカットされていて鋭利となっており、カットの方法も、リード5a先端の片側だけをカットした片刃カットと、リード5aの先端の両側をカットした両刃カットがある。   That is, the tip of the lead 5a is sharply cut in advance so that the lead 5a of the electronic component 5 can be easily inserted into the through hole 2c of the land 2b, and the cutting method is also one side of the tip of the lead 5a. There is a single-edged cut in which only the tip is cut, and a double-edged cut in which both sides of the tip of the lead 5a are cut.

また金属薄板よりなる回路パターン基板2の板厚は、通常1.2〜1.6mm程度であるが、実施の形態ではこれより薄い0.8mmのものを使用している。   The thickness of the circuit pattern substrate 2 made of a thin metal plate is normally about 1.2 to 1.6 mm, but in the embodiment, a thickness of 0.8 mm is used.

ランド2bの上側に設けられた凹部4aは、後付け電子部品5のリード5aをランド2bのスルーホール2cに挿入する際ガイドとして使用するが、凹部4aの小径側の直径が大きいと、スルーホール2cの周囲に大きな棚状部4cが生じて、リード5aをスルーホール2cへ挿入する際の障害となる。   The concave portion 4a provided on the upper side of the land 2b is used as a guide when the lead 5a of the post-attached electronic component 5 is inserted into the through hole 2c of the land 2b. However, if the diameter on the small diameter side of the concave portion 4a is large, the through hole 2c A large shelf-like portion 4c is generated around the rim, which becomes an obstacle when the lead 5a is inserted into the through hole 2c.

凹部4aの小径側の直径を小さくすれば棚状部4cを小さくできるが、余り小さくすると、金型と回路パターン基板2の間に位置ずれ(通常0.1〜0.2mm程度)あると、スルーホール2cまで絶縁樹脂層4で覆われてリード5aの挿入が困難となる。   If the diameter on the small diameter side of the concave portion 4a is reduced, the shelf-like portion 4c can be reduced, but if it is too small, if there is a positional deviation (usually about 0.1 to 0.2 mm) between the mold and the circuit pattern substrate 2, The through holes 2c are covered with the insulating resin layer 4 and it becomes difficult to insert the leads 5a.

後付け電子部品5のリード5aは、前述したように先端を予め鋭利にカットしておくことにより、スルーホール2cの周囲に形成される棚状部4cの幅がリード5aの直径の1/2程度あっても、凹部4aにガイドされてきたリード5aの先端が棚状部4cに阻止されることがない上、金型と回路パターン基板2の間に位置ずれが生じてもスルーホール2cが絶縁樹脂層4により覆われることがないことから、棚状部4cの幅をリード5aの直径の1/2以下に設定した。   As described above, the lead 5a of the retrofitted electronic component 5 is sharply cut at the tip in advance, so that the width of the shelf-like portion 4c formed around the through hole 2c is about 1/2 of the diameter of the lead 5a. Even though the tip of the lead 5a guided by the recess 4a is not blocked by the shelf 4c, the through hole 2c is insulated even if a misalignment occurs between the mold and the circuit pattern substrate 2. Since it is not covered by the resin layer 4, the width of the shelf-like portion 4c is set to 1/2 or less of the diameter of the lead 5a.

これによって凹部4aの小径側の直径はリード5aの直径のほぼ2倍となる。   As a result, the diameter of the recess 4a on the small diameter side is approximately twice the diameter of the lead 5a.

また凹部4aのテーパ傾斜角θ1は、垂線に対しほぼ5度としており、これによって次のような効果も得られる。   Further, the taper inclination angle θ1 of the concave portion 4a is set to about 5 degrees with respect to the perpendicular, and the following effects are also obtained.

回路パターン基板2の板厚は前述したように、通常の場合1.2〜1.6mm程度あることから、後付け電子部品5のリード5aをスルーホール2cに挿入して後付け電子部品5を実装した際、回路パターン基板2の板厚により後付け電子部品5を自立させることができるが、実施の形態のように回路パターン基板2の板厚を0.8mm程度にした場合、後付け電子部品5の自立状態が不安定になる。   As described above, the thickness of the circuit pattern board 2 is usually about 1.2 to 1.6 mm. Therefore, the lead 5a of the post-installed electronic component 5 is inserted into the through hole 2c and the post-installed electronic component 5 is mounted. At this time, the post-attached electronic component 5 can be self-supported depending on the thickness of the circuit pattern substrate 2, but when the plate thickness of the circuit pattern substrate 2 is about 0.8 mm as in the embodiment, the post-attached electronic component 5 is self-supporting. The state becomes unstable.

しかしランド2bの上側に設けられた凹部4aの小径側の直径をリード5aの直径のほぼ2倍に、そして傾斜角θ1を5度程度にすることにより、回路パターン基板2の板厚が薄くても後付け電子部品5を安定した状態で自立させることができるようになる。   However, the diameter of the concave portion 4a provided on the upper side of the land 2b is approximately twice the diameter of the lead 5a and the inclination angle θ1 is about 5 degrees, so that the thickness of the circuit pattern substrate 2 is reduced. In addition, the retrofitted electronic component 5 can be made independent in a stable state.

一方ランド2bのはんだ面に設けられた凹部(第2の凹部)4bは、径を小さくするとフローはんだ工程で吹き上がったはんだ噴流6がスルーホール2cに達せず、はんだ不良の原因となる。 On the other hand, when the diameter of the concave portion (second concave portion) 4b provided on the solder surface of the land 2b is reduced, the solder jet 6 blown up in the flow soldering process does not reach the through hole 2c, causing a solder failure.

これを防止するため、凹部4bの小径側の径は従来のものとほぼ同径とし、テーパ傾斜角θ2を垂線に対しほぼ45度とした。   In order to prevent this, the diameter of the concave portion 4b on the small diameter side is approximately the same as that of the conventional one, and the taper inclination angle θ2 is approximately 45 degrees with respect to the perpendicular.

これによってフローはんだ工程で吹き上がったはんだ噴流6が図9に示すようにスルーホール2cに十分に達するため、はんだ不良が防止できるようになる。   As a result, the solder jet 6 blown up in the flow soldering process sufficiently reaches the through-hole 2c as shown in FIG. 9, so that solder failure can be prevented.

また隣接するランド2bに設けられたスルーホール2cが近接している場合、凹部4bの傾斜角θ2を45度にすると、互いに隣接する凹部4b同士が図4に示すように連続してしまうが、各スルーホール2cの間に薄肉の堰4dや、仕切リブ4eを形成することにより、隣接するスルーホール2c間にはんだが渡ることがないため、スルーホール2c間がはんだにより短絡するのを防止することができるようになる。   Further, when the through holes 2c provided in the adjacent lands 2b are close to each other, when the inclination angle θ2 of the recess 4b is set to 45 degrees, the adjacent recesses 4b are continuous as shown in FIG. By forming the thin weir 4d and the partition rib 4e between the through holes 2c, the solder does not cross between the adjacent through holes 2c, so that the through holes 2c are prevented from being short-circuited by the solder. Will be able to.

なお薄肉の堰4dは、リブにより形成しても同様な効果が得られる。
Even if the thin weir 4d is formed of a rib, the same effect can be obtained.

一方回路パターン基板2の隣接する回路パターンが分離しないように、回路パターン同士を一時的に連結するタイバー2aは、樹脂封止基板成形後、タイバー2aの周囲を角孔状に打ち抜いてタイバー2aを切断するが、従来では打ち抜かれた角孔からはんだ噴流が樹脂封止基板の上面側にまで吹き上がってしまうために、はんだ噴流の吹き上がり高さを余り高くできなかった。   On the other hand, the tie bar 2a for temporarily connecting the circuit patterns to each other so that adjacent circuit patterns on the circuit pattern substrate 2 are not separated is formed by punching the periphery of the tie bar 2a into a square hole after forming the resin-sealed substrate. Although it cut | disconnects conventionally, since the solder jet flow blows to the upper surface side of the resin sealing board | substrate from the punched square hole, the blow-up height of the solder jet flow could not be made so high.

そこで実施の形態では図5及び図6に示すように、タイバー2aの長手方向に細長い長方形状の凹部4fを、タイバー2aを囲むように形成する際、凹部4f内に絶縁樹脂層4の薄肉部4gをタイバー2aを挟み込むように形成している。   Therefore, in the embodiment, as shown in FIGS. 5 and 6, when the rectangular recess 4f elongated in the longitudinal direction of the tie bar 2a is formed so as to surround the tie bar 2a, the thin portion of the insulating resin layer 4 is formed in the recess 4f. 4 g is formed so as to sandwich the tie bar 2a.

これによって従来では凹部4f全体を打ち抜いてタイバー2aを切断していたのに対して、薄肉部4gを残して打ち抜き孔2dを打ち抜くことにより、打ち抜き孔2dが小さくできるため、フローはんだ付けの際はんだ噴流6が打ち抜き孔2dより樹脂封板の上面側へ吹き上がるのを防止できるようになっている。   Conventionally, the entire concave portion 4f is punched to cut the tie bar 2a. However, the punching hole 2d can be made small by punching the punching hole 2d while leaving the thin portion 4g. The jet 6 can be prevented from blowing up from the punched hole 2d to the upper surface side of the resin sealing plate.

次に前記構成された樹脂封止基板の作用を説明する。   Next, the operation of the thus configured resin sealing substrate will be described.

金属薄板よりなる回路パターン基板2の両面に絶縁樹脂層4が形成された樹脂封止基板の本体1に後付け電子部品5を実装するに当たっては、部品実装装置(マウンタ)を使用して自動的に後付け部品5を実装する方法と、作業者が手作業で実装する方法があるが、何れの場合も本体1の上面側より所定位置のランド2bに形成されたスルーホール2cに後付け電子部品5のリード5aを図7に示すように挿入する。   When mounting the retrofitted electronic component 5 on the main body 1 of the resin-encapsulated substrate in which the insulating resin layers 4 are formed on both surfaces of the circuit pattern substrate 2 made of a thin metal plate, a component mounting apparatus (mounter) is used automatically. There are a method of mounting the retrofit component 5 and a method of manual mounting by the operator. In either case, the postmount electronic component 5 is inserted into the through hole 2c formed in the land 2b at a predetermined position from the upper surface side of the main body 1. The lead 5a is inserted as shown in FIG.

このときテーパ状の凹部4aがリード5aの先端をスルーホール2cへとガイドするため、スルーホール2cへの挿入が短時間で円滑に行えるが、絶縁樹脂層4を成形する際回路パターン基板2に位置ずれがあってもスルーホール2cが絶縁樹脂層4により覆われないよう凹部4aの小径側の直径を予めスルーホール2cの直径より大きくしてあるため、スルーホール2cの周囲に棚状部4cが生じている。   At this time, since the tapered recess 4a guides the tip of the lead 5a to the through hole 2c, the insertion into the through hole 2c can be smoothly performed in a short time. However, when the insulating resin layer 4 is formed, the circuit pattern substrate 2 is formed. Since the diameter of the small diameter side of the recess 4a is made larger than the diameter of the through hole 2c in advance so that the through hole 2c is not covered with the insulating resin layer 4 even if there is a misalignment, the shelf-like portion 4c around the through hole 2c. Has occurred.

しかしこの棚状部4cの幅を予めリード5aの直径1/2以下となるように設定してあるため、リード5aの先端が図7に示すように棚状部4cに突き当たっても、リード5aの径のほぼ半分はスルーホール2cにかかっていることから、リード5aの位置を多少横へずらすだけでリード5aの先端を図8に示すようにスルーホール2cへ簡単に挿入できるようになる。   However, since the width of the shelf-like portion 4c is set in advance to be equal to or less than 1/2 of the diameter of the lead 5a, even if the tip of the lead 5a hits the shelf-like portion 4c as shown in FIG. Since almost half of the diameter is in the through hole 2c, the tip of the lead 5a can be easily inserted into the through hole 2c as shown in FIG. 8 only by slightly shifting the position of the lead 5a.

また本体1に実装する後付け電子部品5のリード5aの先端は、実装する前に図7の仮想線で示すように片刃カットや両刃カットにより鋭利となっていることから、通常リード5aの先端が棚状部4cへ突き当たることがほとんどないため、スルーホール2cへ円滑に挿入できるようになる。   Further, since the tip of the lead 5a of the post-installed electronic component 5 mounted on the main body 1 is sharpened by single-edged cutting or double-edged cutting as indicated by a virtual line in FIG. Since it hardly hits the shelf 4c, it can be smoothly inserted into the through hole 2c.

これによってマウンタを使用した自動実装の場合、リード5aの先端が変形して実装不能になるとの問題が生じることがないと共に、手作業で実装する場合も、短時間で後付け電子部品5のリード5aをスルーホール2cへ挿入することができるため、実装作業が能率よく行えるようになる。   As a result, in the case of automatic mounting using a mounter, there is no problem that the tip of the lead 5a is deformed and cannot be mounted, and the lead 5a of the retrofitted electronic component 5 can be mounted in a short time even when mounting manually. Can be inserted into the through hole 2c, so that the mounting operation can be performed efficiently.

一方後付け電子部品5の実装が完了した樹脂封止基板は、フローはんだ工程へ送られてフローはんだに供されるが、樹脂封止基板のはんだ面側に形成された絶縁樹脂層4の凹部4bは、傾斜角θ2がほぼ45度のテーパにより形成されているため、樹脂封止基板4の下面に向って吹き上げられるはんだ噴流6が凹部4bを通って図9に示すようにスルーホール2cへ十分達するようになる。   On the other hand, the resin-sealed substrate on which the mounting of the retrofitted electronic component 5 is completed is sent to the flow soldering process and used for flow soldering, but the recess 4b of the insulating resin layer 4 formed on the solder surface side of the resin-sealed substrate. Is formed by a taper having an inclination angle θ2 of approximately 45 degrees, the solder jet 6 blown toward the lower surface of the resin-encapsulated substrate 4 is sufficiently passed through the recess 4b into the through hole 2c as shown in FIG. To reach.

これによってスルーホール2cに挿入されたリード5aがランド2bにはんだ付けされない等のはんだ不良が発生することがほとんどない。   As a result, solder defects such as the lead 5a inserted into the through hole 2c not being soldered to the land 2b hardly occur.

またタイバー2aをカットするために打ち抜かれた打ち抜き孔2dも、従来のものに比べて十分に小さいことから、はんだ噴流6が打ち抜き孔2dより樹脂封止基板の上面側へ吹き上がることがないため、はんだ噴流6の吹き上げ高さを高くでき、これによりフローはんだ付けの信頼性を向上させることもできる。   Moreover, since the punching hole 2d punched to cut the tie bar 2a is also sufficiently smaller than the conventional one, the solder jet 6 does not blow up from the punching hole 2d to the upper surface side of the resin-sealed substrate. The height of the solder jet 6 can be increased, and the reliability of flow soldering can be improved.

本発明の樹脂封止基板は、後付け電子部品を実装する際、後付け電子部品のリード先端がスルーホール周辺の棚状部に突き当たることなくスルーホールへと挿入することができるため、金属薄板よりなる回路パターン基板に実装された電子部品を絶縁樹脂層で封止した樹脂封止基板に最適である。   Since the resin-encapsulated substrate of the present invention can be inserted into the through hole without mounting the lead tip of the post-attached electronic component against the shelf-like portion around the through-hole when mounting the post-attached electronic component, the resin-sealed substrate is made of a thin metal plate. It is most suitable for a resin-sealed substrate in which electronic components mounted on a circuit pattern substrate are sealed with an insulating resin layer.

本発明の実施の形態になる樹脂封止基板の上方から斜視図。The perspective view from the upper part of the resin sealing substrate which becomes embodiment of this invention. 本発明の実施の形態になる樹脂封止基板の下面側の平面図。The top view of the lower surface side of the resin sealing substrate which becomes embodiment of this invention. 図2のA−A線に沿う拡大断面図。The expanded sectional view which follows the AA line of FIG. 図2のB−B線に沿う拡大断面図。The expanded sectional view which follows the BB line of FIG. 図2のC円内の拡大平面図。FIG. 3 is an enlarged plan view in a circle C in FIG. 2. 図5のD−D線に沿う断面図。Sectional drawing which follows the DD line | wire of FIG. 本発明の実施の形態になる樹脂封止基板の作用説明図。Action | operation explanatory drawing of the resin sealing board | substrate which becomes embodiment of this invention. 本発明の実施の形態になる樹脂封止基板の作用説明図。Action | operation explanatory drawing of the resin sealing board | substrate which becomes embodiment of this invention. 本発明の実施の形態になる樹脂封止基板の作用説明図。Action | operation explanatory drawing of the resin sealing board | substrate which becomes embodiment of this invention. 従来の樹脂封止基板の説明図。Explanatory drawing of the conventional resin sealing board | substrate. 従来の樹脂封止基板の説明図。Explanatory drawing of the conventional resin sealing board | substrate. 従来の樹脂封止基板の説明図。Explanatory drawing of the conventional resin sealing board | substrate.

符号の説明Explanation of symbols

2 回路パターン基板
2a タイバー
2b ランド
2c スルーホール
3 電子部品
4 絶縁樹脂層
4a 凹部
4b 凹部
4c 棚状部
4f 凹部
4g 薄肉部
5 後付け電子部品
5a リード
6 はんだ噴流
2 Circuit pattern board 2a Tie bar 2b Land 2c Through hole 3 Electronic component 4 Insulating resin layer 4a Concave 4b Concave 4c Shelf 4f Concave 4g Thin part 5 Retrofitted electronic component 5a Lead 6 Solder jet

Claims (3)

金属薄板を打ち抜くことにより回路パターンや、電子部品を実装するためのスルーホールが穿設されたランド等を形成した回路パターン基板と、前記回路パターン基板の表裏面を被覆することにより前記回路パターン基板に実装された電子部品を封止する絶縁樹脂層とからなる樹脂封止基板であって、前記回路パターン基板の前記表裏面のうち後付け電子部品実装面となる側に設けられた前記絶縁樹脂層に形成され、かつ表面側が大径で、前記後付け電子部品を実装するスルーホール側へ順次小径となるテーパ状の第1の凹部と、前記第1の凹部を設けることにより前記スルーホールの周囲に形成された棚状部とを備え、前記棚状部の幅が前記後付け電子部品のリードの直径の1/2以下となるように前記第1の凹部の小径部の直径を設定すると共に、前記テーパ状の第1の凹部の内周面の傾斜角がほぼ5度に設定してなり、
さらに、前記回路パターン基板の前記表裏面のうちはんだ面となる側に設けられた前記絶縁樹脂層に、表面側が大径で、前記後付け電子部品を実装する前記スルーホール側へ順次小径となるテーパ状をなし、かつ内周面の傾斜角がほぼ45度に設定された第2の凹部を形成したことを特徴とする樹脂封止基板。
A circuit pattern board in which a circuit pattern is formed by punching a thin metal plate, a land having a through hole for mounting an electronic component, and the like, and the circuit pattern board by covering the front and back surfaces of the circuit pattern board consisting of an insulating resin layer which seals the mounted electronic components to a resin sealing substrate, the circuit pattern board the front and rear surfaces the insulating resin layer provided on the side to be retrofit electronic component mounting surface out of the And a tapered first recess having a large diameter on the surface side and sequentially decreasing in diameter toward the through hole side for mounting the post-installed electronic component, and by providing the first recess around the through hole. and a formed ledge, to set the diameter of the small-diameter portion of the first recess such that half or less of the diameter of the ledge width of the retrofit electronic component leads With inclination angle of the inner circumferential surface of the tapered first recess is set to approximately 5 degrees,
Further, the insulating resin layer provided on the solder surface side of the front and back surfaces of the circuit pattern substrate has a taper that has a large diameter on the front surface side and gradually decreases in diameter toward the through hole side on which the post-installed electronic component is mounted. A resin-encapsulated substrate characterized in that a second recess having an inner peripheral surface and an inclination angle of approximately 45 degrees is formed .
前記回路パターン上に前記後付け電子部品を複数実装する際において、各後付け電子部品のリードを実装するための前記スルーホール同士が近接する場合は、前記各スルーホールに対応して形成された前記第2の凹部を、互いに連続するよう形成し、かつ互いに近接する前記各スルーホールの間に薄肉部またはリブを形成してなる請求項に記載の樹脂封止基板。 In the time of mounting a plurality of the post with the electronic components on the circuit pattern, in the case where the through hole with each other for mounting the lead of each post with the electronic components are close were formed corresponding to the respective through hole the The resin-encapsulated substrate according to claim 1 , wherein the second concave portion is formed so as to be continuous with each other, and a thin-walled portion or a rib is formed between the through holes adjacent to each other . 記回路パターンが分離しないように設けたタイバーを覆う前記絶縁樹脂層に長方形状の凹部を形成して前記タイバーを露出させ、かつ前記長方形状の凹部内に前記タイバーに達する薄肉部を形成すると共に、前記薄肉部を残して前記タイバーを打ち抜き切断してなる請求項1または請求項2に記載の樹脂封止基板。 In the insulating resin layer before Symbol circuit pattern covers the tie bars provided so as not to separate to form a rectangular recess to expose the tie bar, and forming a thin portion reaching said tie bar to said rectangular recess The resin-sealed substrate according to claim 1, wherein the tie bar is punched and cut while leaving the thin portion.
JP2004242256A 2004-08-23 2004-08-23 Resin sealing substrate Expired - Fee Related JP4337685B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004242256A JP4337685B2 (en) 2004-08-23 2004-08-23 Resin sealing substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004242256A JP4337685B2 (en) 2004-08-23 2004-08-23 Resin sealing substrate

Publications (2)

Publication Number Publication Date
JP2006060125A JP2006060125A (en) 2006-03-02
JP4337685B2 true JP4337685B2 (en) 2009-09-30

Family

ID=36107320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004242256A Expired - Fee Related JP4337685B2 (en) 2004-08-23 2004-08-23 Resin sealing substrate

Country Status (1)

Country Link
JP (1) JP4337685B2 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI406384B (en) * 2008-07-25 2013-08-21 Unimicron Technology Corp Package substrate and fabrication method thereof
JP2011159868A (en) * 2010-02-02 2011-08-18 Autonetworks Technologies Ltd Circuit structure
JP5213910B2 (en) * 2010-06-04 2013-06-19 Tdkラムダ株式会社 Circuit board
CN103260359B (en) * 2013-04-26 2016-03-23 淳华科技(昆山)有限公司 The manufacture method of the relative blind hole in the positive back side in flexible circuit board
US11602055B2 (en) * 2018-09-04 2023-03-07 Apple Inc. Overmolded components having sub-flush residuals
JP2020174078A (en) * 2019-04-09 2020-10-22 住友電装株式会社 Substrate, component mounting substrate, and electric connection box
JP7156162B2 (en) * 2019-04-26 2022-10-19 住友電装株式会社 Substrate and substrate manufacturing method

Also Published As

Publication number Publication date
JP2006060125A (en) 2006-03-02

Similar Documents

Publication Publication Date Title
US10356901B2 (en) Manufacturing method of circuit board structure
JP4477202B2 (en) Semiconductor device and manufacturing method thereof
JP4337685B2 (en) Resin sealing substrate
JP2009170476A (en) Semiconductor device and manufacturing method of semiconductor device
JP2010103295A (en) Method for manufacturing end surface through-hole wiring substrate
JP3735023B2 (en) Pin stand type printed circuit board
JPH0582960A (en) Forming method of sectional through-hole in printed wiring board
JP5595813B2 (en) Circuit board manufacturing method
US20070205251A1 (en) Soldering structure of through hole
JP4322633B2 (en) Manufacturing method of electronic circuit unit
JP2002334953A (en) Wiring board processing method
KR100582086B1 (en) Manufacturing method of printed circuit board
JP2005223266A (en) Substrate end face through hole manufacturing method
JP6345957B2 (en) Metal-ceramic circuit board and manufacturing method thereof
JPH0656871B2 (en) External lead step formation method
JP4457739B2 (en) Electronic component and manufacturing method thereof
JPS6143857B2 (en)
JP2009060006A (en) Soldering pallet
JP2012069563A (en) Lead frame, method of manufacturing the same, and manufacturing apparatus
JP6566586B2 (en) Metal-ceramic circuit board and manufacturing method thereof
JP2991174B2 (en) Lead frame for semiconductor device and method of manufacturing the semiconductor device
JPS6312399B2 (en)
JP2570581B2 (en) Vertical surface mount semiconductor package
JP2008103547A (en) Solder paste application method and electronic circuit board
JP4448809B2 (en) Manufacturing method of hybrid IC with lead frame

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061121

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081021

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081028

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081208

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090609

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090622

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120710

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130710

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees