Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4396209B2 - Plasma processing apparatus, plasma processing method, and electronic component manufacturing method - Google Patents
[go: Go Back, main page]

JP4396209B2 - Plasma processing apparatus, plasma processing method, and electronic component manufacturing method - Google Patents

Plasma processing apparatus, plasma processing method, and electronic component manufacturing method Download PDF

Info

Publication number
JP4396209B2
JP4396209B2 JP2003345409A JP2003345409A JP4396209B2 JP 4396209 B2 JP4396209 B2 JP 4396209B2 JP 2003345409 A JP2003345409 A JP 2003345409A JP 2003345409 A JP2003345409 A JP 2003345409A JP 4396209 B2 JP4396209 B2 JP 4396209B2
Authority
JP
Japan
Prior art keywords
pressure
plasma
substrate
plasma processing
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003345409A
Other languages
Japanese (ja)
Other versions
JP2005116595A (en
Inventor
勇 森迫
哲宏 木立
勝 野々村
隆二 永留
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2003345409A priority Critical patent/JP4396209B2/en
Publication of JP2005116595A publication Critical patent/JP2005116595A/en
Application granted granted Critical
Publication of JP4396209B2 publication Critical patent/JP4396209B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Plasma Technology (AREA)
  • Drying Of Semiconductors (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Description

本発明は、狭隘空間の内部表面を含む処理対象面の表面改質をプラズマ処理によって行うプラズマ処理装置およびプラズマ処理方法ならびにこのプラズマ処理方法を用いて電子部品を製造する電子部品製造方法に関するものである。   The present invention relates to a plasma processing apparatus and a plasma processing method for performing surface modification of a processing target surface including an inner surface of a narrow space by plasma processing, and an electronic component manufacturing method for manufacturing electronic components using this plasma processing method. is there.

フリップチップなど下面に形成されたバンプを介して基板に接続される半導体素子の実装においては、半導体素子と基板との間の隙間に樹脂を充填して補強する構造が広く用いられている。隙間が狭くなると樹脂の充填性が悪くなるため、樹脂充填に先立って隙間内の基板上面や半導体素子下面をプラズマ処理によって表面改質する技術が知られている(例えば特許文献1参照)。   In mounting a semiconductor element connected to a substrate via a bump formed on the lower surface such as a flip chip, a structure in which a resin is filled in a gap between the semiconductor element and the substrate to be reinforced is widely used. When the gap is narrowed, the resin filling property is deteriorated. Therefore, a technique for modifying the surface of the upper surface of the substrate and the lower surface of the semiconductor element in the gap by plasma treatment prior to resin filling is known (for example, see Patent Document 1).

この技術は、プラズマ放電によって発生した酸素ラジカルなどの活性物質を半導体素子と基板との間の隙間内に進入させて基板上面や半導体素子下面に接触させることにより、酸素ラジカルの化学作用によって隙間内面の表面改質を行うものである。これにより、隙間内面の樹脂に対する濡れ性が改善され、樹脂の充填性を向上させることができる。
特開2000−91373号公報
In this technology, an active substance such as oxygen radicals generated by plasma discharge enters the gap between the semiconductor element and the substrate and comes into contact with the upper surface of the substrate or the lower surface of the semiconductor element. The surface is modified. Thereby, the wettability with respect to the resin of a clearance inner surface is improved, and the filling property of resin can be improved.
JP 2000-91373 A

しかしながら上述の従来技術では、電子機器の小型化の要請に伴って半導体素子と基板との間の隙間が狭くなるとともにバンプ数が飛躍的に増大したことに伴って、次のような問題が生じている。表面改質のためにプラズマ処理においては、減圧下で発生した酸素ラジカルが拡散して半導体素子の外縁部から前述の隙間に進入し、さらに隙間内を中心部に向かって拡散することによって酸素ラジカルが処理対象面に接触する。   However, according to the above-described conventional technology, the gap between the semiconductor element and the substrate is narrowed and the number of bumps is drastically increased with the demand for downsizing of electronic devices, and the following problems are caused. ing. In the plasma treatment for surface modification, oxygen radicals generated under reduced pressure diffuse and enter the aforementioned gap from the outer edge of the semiconductor element, and further diffuse in the gap toward the central portion, thereby oxygen radicals. Contacts the surface to be treated.

ところが狭隙間・大バンプ数の条件下ではこの拡散によって十分な量の酸素ラジカルを隙間の奥まで到達させることは難しく、十分な改質効果が得られない。また隙間内部まで十分な量の酸素ラジカルを到達させるために処理圧力を上げると、酸素ラジカルの密度は大きくなるものの、半導体素子の外縁部がプラズマ放電によって同時に発生する荷電粒子によって過度にエッチングされしまい、半導体素子の外縁部に局部的なダメージを与える結果となる。このように、従来のプラズマ処理による表面改質においては、狭隘空間の内部表面を処理対象とする場合に、処理対象にダメージを与えずに十分な改質効果を得ることが困難であった。   However, under the condition of a narrow gap and a large number of bumps, it is difficult to reach a sufficient amount of oxygen radicals to the back of the gap by this diffusion, and a sufficient reforming effect cannot be obtained. Also, if the processing pressure is increased to reach a sufficient amount of oxygen radicals inside the gap, the density of oxygen radicals increases, but the outer edge of the semiconductor element is excessively etched by charged particles generated simultaneously by plasma discharge. This results in local damage to the outer edge of the semiconductor element. As described above, in the surface modification by the conventional plasma treatment, it is difficult to obtain a sufficient modification effect without damaging the object to be treated when the inner surface of the narrow space is the object to be treated.

そこで本発明は、処理対象にダメージを与えることなく十分な改質効果を得ることができるプラズマ処理装置およびプラズマ処理方法ならびにこのプラズマ処理方法による電子部品製造方法を実現することを目的とする。   Therefore, an object of the present invention is to realize a plasma processing apparatus, a plasma processing method, and an electronic component manufacturing method using the plasma processing method, which can obtain a sufficient modification effect without damaging a processing target.

本発明のプラズマ処理装置は、下面にバンプが形成された半導体素子と、この半導体素子が実装された基板との間の隙間である狭隘空間の内部表面の表面改質をプラズマ処理によって行うプラズマ処理装置であって、密閉された処理室を形成可能な真空チャンバと、この真空チャンバ内に相対向して配置された1対の電極と、これらの電極間に配設され処理対象の基板が載置されるワーク載置部と、前記電極に高周波電圧を印加する高周波電源部と、前記処理室内を真空排気する真空排気部と、前記処理室内に反応性ガスを含むプラズマ発生用ガスを供給するガス供給部と、前記電極間でプラズマ放電を発生させることにより形成されるプラズマ処理空間におけるプラズマ発生用ガスの処理圧力を、大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御と、第2圧力に到達すると減圧する減圧制御を複数回反復して行う圧力制御手段とを備えた。 The plasma processing apparatus of the present invention is a plasma processing for performing surface modification of the inner surface of a narrow space, which is a gap between a semiconductor element having a bump formed on the lower surface and a substrate on which the semiconductor element is mounted, by plasma processing. An apparatus, a vacuum chamber capable of forming a hermetically sealed processing chamber, a pair of electrodes disposed opposite to each other in the vacuum chamber, and a substrate to be processed disposed between the electrodes. A work placement unit to be placed, a high frequency power supply unit for applying a high frequency voltage to the electrode, a vacuum exhaust unit for evacuating the processing chamber, and supplying a plasma generating gas containing a reactive gas into the processing chamber The processing pressure of the plasma generating gas in the plasma processing space formed by generating a plasma discharge between the gas supply unit and the electrode is changed from the first pressure lower than the atmospheric pressure to the first pressure. A boosting control for increasing the high second pressure than was the pressure reduction control for reducing the pressure to reach the second pressure and a pressure control means for performing a plurality of times repeatedly.

本発明のプラズマ処理方法は、密閉された処理室を形成可能な真空チャンバと、この真空チャンバ内に相対向して配置された1対の電極と、これらの電極間に配設され処理対象の基板が載置されるワーク載置部と、前記電極に高周波電圧を印加する高周波電源部と、前記処理室内を真空排気する真空排気部と、前記処理室内に反応性ガスを含むプラズマ発生用ガスを供給するガス供給部と、前記処理室内におけるプラズマ発生用ガスの処理圧力を制御する圧力制御手段とを備えたプラズマ処理装置によって下面にバンプが形成された半導体素子と、この半導体素子が実装された基板との間の隙間である狭隘空間の内部表面の表面改質を行うプラズマ処理方法であって、前記電極間でプラズマ放電を発生させることにより形成されるプラズマ処理空間におけるプラズマ発生用ガスの処理圧力を、大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御と、第2圧力に到達すると減圧する減圧制御を複数回反復して行う。 The plasma processing method of the present invention includes a vacuum chamber capable of forming a sealed processing chamber, a pair of electrodes arranged opposite to each other in the vacuum chamber, and a processing target disposed between these electrodes. A workpiece placement portion on which a substrate is placed, a high-frequency power supply portion for applying a high-frequency voltage to the electrode, a vacuum exhaust portion for evacuating the processing chamber, and a plasma generating gas containing a reactive gas in the processing chamber A semiconductor element having bumps formed on the lower surface thereof by a plasma processing apparatus comprising a gas supply unit for supplying gas and a pressure control means for controlling the processing pressure of the plasma generating gas in the processing chamber, and the semiconductor element is mounted A plasma processing method for modifying the inner surface of a confined space, which is a gap between a substrate and a plasma treatment, which is formed by generating a plasma discharge between the electrodes. The process pressure in the plasma generating gas in the space, several times the pressure reduction control for reducing the pressure from the first pressure below atmospheric pressure and the boost control for increasing the high second pressure than the first pressure, and reaches the second pressure Repeat it.

本発明の電子部品製造方法は、下面にバンプが形成された半導体素子を基板に実装して電子部品を製造する電子部品製造方法であって、前記基板に設けられた電極に前記バンプ
を接合して半導体素子を基板に実装する実装工程と、実装工程後の前記基板をプラズマ処理することにより基板と半導体素子との間の隙間の内部表面を処理対象に含んで表面改質処理を行う表面改質工程と、表面改質工程後の前記隙間内にアンダーフィール樹脂を充填する樹脂充填工程とを含み、前記表面改質工程において、密閉された処理室を形成可能な真空チャンバと、この真空チャンバ内に相対向して配置された1対の電極と、これらの電極間に配設され処理対象の基板が載置されるワーク載置部と、前記電極に高周波電圧を印加する高周波電源部と、前記処理室内を真空排気する真空排気部と、前記処理室内に反応性ガスを含むプラズマ発生用ガスを供給するガス供給部と、前記処理室内におけるプラズマ発生用ガスの処理圧力を制御する圧力制御手段とを備えたプラズマ処理装置を用い、前記電極間でプラズマ放電を発生させることにより形成されるプラズマ処理空間におけるプラズマ発生用ガスの処理圧力を、大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御と、第2圧力に到達すると減圧する減圧制御を複数回反復して行う。
The electronic component manufacturing method of the present invention is an electronic component manufacturing method for manufacturing an electronic component by mounting a semiconductor element having a bump formed on a lower surface on a substrate, and bonding the bump to an electrode provided on the substrate. Mounting the semiconductor element on the substrate, and subjecting the substrate after the mounting process to plasma treatment to include the inner surface of the gap between the substrate and the semiconductor element as a target for surface modification. A vacuum chamber capable of forming a sealed processing chamber in the surface modification step, and a vacuum chamber that includes a resin filling step of filling an underfill resin in the gap after the surface modification step. A pair of electrodes disposed in opposition to each other, a workpiece placement unit disposed between these electrodes and on which a substrate to be processed is placed, a high-frequency power supply unit that applies a high-frequency voltage to the electrodes, , An evacuation unit that evacuates the chamber; a gas supply unit that supplies a plasma generating gas containing a reactive gas into the processing chamber; and a pressure control unit that controls a processing pressure of the plasma generating gas in the processing chamber. The plasma processing apparatus is equipped with a plasma processing apparatus, and a plasma processing gas is generated in a plasma processing space formed by generating a plasma discharge between the electrodes. The processing pressure of the plasma generating gas is changed from the first pressure lower than the atmospheric pressure to the first pressure. The pressure increase control for raising the pressure to a high second pressure and the pressure reduction control for reducing the pressure when the second pressure is reached are repeated a plurality of times.

本発明によれば、プラズマ放電を発生させるプラズマ処理空間におけるプラズマ発生用ガスの処理圧力を大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御を行うことにより、昇圧過程において酸素ラジカルをプラズマ処理対象の狭隘空間内に進入させて、表面改質効果を確保することが出来る。   According to the present invention, the pressure increase control for increasing the processing pressure of the plasma generating gas in the plasma processing space for generating plasma discharge from the first pressure lower than the atmospheric pressure to the second pressure higher than the first pressure is performed. Thus, it is possible to ensure the surface modification effect by allowing oxygen radicals to enter the narrow space to be plasma-treated in the pressurization process.

次に本発明の実施の形態を図面を参照して説明する。図1は本発明の一実施の形態1のプラズマ処理装置の断面図、図2は本発明の一実施の形態のプラズマ処理方法におけるプラズマ処理空間の状態説明図、図3は本発明の一実施の形態のプラズマ処理方法のフロー図、図4は本発明の一実施の形態のプラズマ処理方法におけるプラズマ発生用ガスの昇圧制御を示すタイムチャート、図5、図6は本発明の一実施の形態のプラズマ処理方法における酸素ラジカルの拡散状態の説明図である。   Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a cross-sectional view of a plasma processing apparatus according to a first embodiment of the present invention, FIG. 2 is a diagram for explaining a state of a plasma processing space in the plasma processing method of the first embodiment of the present invention, and FIG. 4 is a flow chart of the plasma processing method of the present embodiment, FIG. 4 is a time chart showing the boost control of the plasma generating gas in the plasma processing method of one embodiment of the present invention, and FIGS. 5 and 6 are one embodiment of the present invention. It is explanatory drawing of the diffusion state of the oxygen radical in the plasma processing method of this.

まず図1を参照してプラズマ処理装置について説明する。図1において、真空チャンバ1の内部には、1対をなす下部電極3および上部電極6が相対向して配置されている。下部電極3の下部は絶縁体2を介して真空チャンバ1の底面を貫通して外部に突出しており、上部電極6の上部は真空チャンバ1の上面を貫通して接地部7に接続されている。下部電極3と上部電極6の間の空間はプラズマ処理空間8となっており、下部電極3の上面にはプラズマ処理の対象となるワークである基板4が載置される。下部電極3の上面は処理対象のワークである基板4を載置するワーク載置部となっている。   First, the plasma processing apparatus will be described with reference to FIG. In FIG. 1, a pair of a lower electrode 3 and an upper electrode 6 are disposed inside the vacuum chamber 1 so as to face each other. A lower portion of the lower electrode 3 penetrates the bottom surface of the vacuum chamber 1 through the insulator 2 and protrudes to the outside, and an upper portion of the upper electrode 6 penetrates the upper surface of the vacuum chamber 1 and is connected to the ground portion 7. . A space between the lower electrode 3 and the upper electrode 6 is a plasma processing space 8, and a substrate 4 that is a workpiece to be plasma processed is placed on the upper surface of the lower electrode 3. The upper surface of the lower electrode 3 serves as a workpiece mounting portion for mounting the substrate 4 as a workpiece to be processed.

基板4には、下面にバンプが形成された半導体素子5が実装されており、基板4と半導体素子5と間の隙間(狭隘空間)の内部表面が、プラズマ処理による表面改質の対象となっている。基板4は半導体素子5との間の隙間にアンダーフィル樹脂を充填する樹脂充填工程に送られる前の状態であり、半導体素子5との間の隙間の内部表面を表面改質することにより、封止樹脂に対する濡れ性を改善して、封止樹脂の進入を容易にするために行われる。   A semiconductor element 5 having bumps formed on the lower surface is mounted on the substrate 4, and an inner surface of a gap (narrow space) between the substrate 4 and the semiconductor element 5 is a target for surface modification by plasma treatment. ing. The substrate 4 is in a state before being sent to the resin filling step of filling the gap between the semiconductor element 5 and the underfill resin. This is performed in order to improve the wettability to the stop resin and to facilitate the entry of the sealing resin.

真空チャンバ1の底面には、2つの開孔部1a、1bが設けられており、開孔部1a、1bはそれぞれ排気バルブ11,ガス供給バルブ13を介して真空排気部12、ガス供給部14に接続されている。排気バルブ11を開にして真空排気部12を駆動することにより、真空チャンバ1の内部が真空排気される。またガス供給バルブ13を開にしてガス供給部14を駆動することにより、真空チャンバ1の内部には、酸素ガスなどの反応性ガスを含むプラズマ発生用ガスが供給される。   Two openings 1a and 1b are provided on the bottom surface of the vacuum chamber 1, and the openings 1a and 1b are connected to the vacuum exhaust part 12 and the gas supply part 14 via the exhaust valve 11 and the gas supply valve 13, respectively. It is connected to the. The interior of the vacuum chamber 1 is evacuated by opening the exhaust valve 11 and driving the evacuation unit 12. Further, by opening the gas supply valve 13 and driving the gas supply unit 14, a plasma generating gas containing a reactive gas such as oxygen gas is supplied into the vacuum chamber 1.

下部電極3には高周波電源部15が接続されており、高周波電源部15を駆動することにより、上部電極6と下部電極3との間には高周波電圧が印加される。真空チャンバ1内を真空排気した後にプラズマ発生用ガスを供給した状態で高周波電源部15を駆動することにより、プラズマ処理空間8には酸素ガスを含むプラズマ発生用ガスのプラズマが発生する。   A high frequency power supply unit 15 is connected to the lower electrode 3, and a high frequency voltage is applied between the upper electrode 6 and the lower electrode 3 by driving the high frequency power supply unit 15. By driving the high frequency power supply unit 15 with the plasma generating gas supplied after the vacuum chamber 1 is evacuated, plasma of the plasma generating gas containing oxygen gas is generated in the plasma processing space 8.

排気バルブ11,ガス供給バルブ13、真空排気部12、ガス供給部14、高周波電源部15は、制御部16によって制御される。真空排気部12、ガス供給部14の駆動において、制御部16によって排気バルブ11,ガス供給バルブ13を制御することにより、真空チャンバ1内部のプラズマ処理空間8におけるプラズマ発生用ガスの処理圧力を任意の圧力パターンに従って制御することができる。   The exhaust valve 11, the gas supply valve 13, the vacuum exhaust unit 12, the gas supply unit 14, and the high frequency power supply unit 15 are controlled by the control unit 16. When the vacuum exhaust unit 12 and the gas supply unit 14 are driven, the control unit 16 controls the exhaust valve 11 and the gas supply valve 13 to arbitrarily set the processing pressure of the plasma generating gas in the plasma processing space 8 inside the vacuum chamber 1. Can be controlled according to the pressure pattern.

これにより、後述するように、プラズマ処理空間8におけるプラズマ発生用ガスの処理圧力を、大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御を行うことが可能となっている。排気バルブ11,ガス供給バルブ13、真空排気部12、ガス供給部14および制御部16は、上述の昇圧制御を行う圧力制御手段となっている。   As a result, as will be described later, it is possible to perform pressure increase control for increasing the processing pressure of the plasma generating gas in the plasma processing space 8 from the first pressure lower than the atmospheric pressure to the second pressure higher than the first pressure. It is possible. The exhaust valve 11, the gas supply valve 13, the vacuum exhaust unit 12, the gas supply unit 14, and the control unit 16 are pressure control means for performing the above-described pressure increase control.

次に図2を参照して、酸素ガスを含むプラズマ発生用ガスによってプラズマを発生させたときのプラズマ処理空間8の状態について説明する。図2に示すように、下部電極3と上部電極6との間に高周波電圧を印加してプラズマ放電を発生させることにより、プラズマ処理空間8には酸素ガスのプラズマ(破線17参照)が発生し、酸素イオンO、電子eなどの荷電粒子および酸素ラジカルOが発生する。酸素イオンO、電子eはそれぞれ正電荷、負電荷を有する粒子である。また酸素ラジカルOは、酸素原子が活性化した電気的に中性の粒子である。なおプラズマ発生用ガスとしてここでは酸素を用いる例を示しているが、塩素やフッ素、臭素を用いてもよく、またはこれらを混合したものでも良い。 Next, referring to FIG. 2, the state of the plasma processing space 8 when plasma is generated by a plasma generating gas containing oxygen gas will be described. As shown in FIG. 2, a plasma discharge is generated by applying a high frequency voltage between the lower electrode 3 and the upper electrode 6, thereby generating oxygen gas plasma (see broken line 17) in the plasma processing space 8. Then, charged particles such as oxygen ions O + and electrons e and oxygen radicals O * are generated. Oxygen ions O + and electrons e are particles having a positive charge and a negative charge, respectively. The oxygen radical O * is an electrically neutral particle in which oxygen atoms are activated. Here, an example is shown in which oxygen is used as the plasma generating gas, but chlorine, fluorine, bromine, or a mixture thereof may be used.

このようなプラズマが発生した状態で、下部電極3上に処理対象の実装後の基板4を載置すると、基板4の上面には、上述の酸素イオンOと電子eなどの荷電粒子による物理作用、すなわちこれらの荷電粒子が基板4の表面に衝突することによるスパッタリング効果が作用する。これにより、基板4を構成する樹脂材料の表面が部分的に除去される。またこのスパッタリング効果と同時に、活性物質である酸素ラジカルOは、基板4の上面と半導体素子5との間の隙間内に進入し、その化学作用により、隙間内の表面、すなわち基板4の上面および半導体素子5の下面の表面改質が行われる。 When the mounted substrate 4 to be processed is placed on the lower electrode 3 in a state where such plasma is generated, the upper surface of the substrate 4 is caused by charged particles such as the above-described oxygen ions O + and electrons e −. A physical effect, that is, a sputtering effect due to collision of these charged particles with the surface of the substrate 4 acts. Thereby, the surface of the resin material constituting the substrate 4 is partially removed. At the same time as the sputtering effect, oxygen radical O *, which is an active substance, enters the gap between the upper surface of the substrate 4 and the semiconductor element 5, and due to its chemical action, the surface in the gap, that is, the upper surface of the substrate 4. And the surface modification of the lower surface of the semiconductor element 5 is performed.

ここで、本実施の形態に示す半導体素子5は、複数のバンプを有する多ピン・ファインピッチタイプのフリップチップであり、100μm以下の隙間で基板4上に実装されている。このため、上述のプラズマ放電発生状態において、隙間内への酸素ラジカルの進入度合いは低く、また隙間内に進入した酸素ラジカルも、多数のバンプによって拡散を妨げられて、隙間中央部近傍には表面改質の効果が及びにくい。このため、本実施の形態では、多ピン・ファインピッチタイプの半導体素子5など、狭隘空間内の表面改質を目的とするプラズマ処理において、以下に説明するような方法を用いて表面改質効果を確保するようにしている。   Here, the semiconductor element 5 shown in this embodiment is a multi-pin fine-pitch flip chip having a plurality of bumps, and is mounted on the substrate 4 with a gap of 100 μm or less. For this reason, in the above-described plasma discharge occurrence state, the degree of oxygen radicals entering the gap is low, and oxygen radicals that have entered the gap are also prevented from diffusing by a large number of bumps. The effect of reforming is difficult to reach. For this reason, in the present embodiment, in the plasma processing for the purpose of surface modification in a narrow space such as the multi-pin fine pitch type semiconductor element 5, the surface modification effect is achieved using the method described below. To ensure.

図3,図4を参照して、プラズマ処理方法について説明する。まず、真空排気部12、ガス供給部14を駆動状態にする。そして図3において、排気バルブ11を開いて、真空チャンバ1内を以下に説明する第1圧力P1よりも低いレベルに設定された初期圧力P0まで減圧する(ST1)。そして図4に示すように、真空チャンバ1内の圧力が初期圧力P0に到達するタイミングt1において、ガス供給バルブ13を開いて真空チャンバ1内にプラズマ発生用ガスを供給する(ST2)。   The plasma processing method will be described with reference to FIGS. First, the evacuation unit 12 and the gas supply unit 14 are set in a driving state. In FIG. 3, the exhaust valve 11 is opened, and the inside of the vacuum chamber 1 is depressurized to an initial pressure P0 set to a level lower than a first pressure P1 described below (ST1). As shown in FIG. 4, at the timing t1 when the pressure in the vacuum chamber 1 reaches the initial pressure P0, the gas supply valve 13 is opened to supply the plasma generating gas into the vacuum chamber 1 (ST2).

次いで真空チャンバ1内における処理圧力を圧力センサ(図示省略)によって検出し、この圧力が予め設定された第1圧力P1よりも低いか否かを判定する(ST3)。そして圧力が第1圧力P1に到達したタイミングt2において、高周波電源部15を駆動してプラズマ放電をONにする(ST4)とともに、排気バルブ11を閉じる(ST5)。これにより、図4に示すように処理圧力は上昇する。そしてこの昇圧過程において圧力センサによって圧力を検出し、検出圧力がP1よりも高い圧力に設定される第2圧力P2を超えたか否かを判定する(ST6)。そして第2圧力P2を超えたならば、このタイミングt3において、排気バルブ11を開いて真空チャンバ内を減圧する(ST7)。   Next, a processing pressure in the vacuum chamber 1 is detected by a pressure sensor (not shown), and it is determined whether or not this pressure is lower than a preset first pressure P1 (ST3). At the timing t2 when the pressure reaches the first pressure P1, the high frequency power supply unit 15 is driven to turn on plasma discharge (ST4), and the exhaust valve 11 is closed (ST5). As a result, the processing pressure increases as shown in FIG. Then, the pressure is detected by the pressure sensor in this pressure increasing process, and it is determined whether or not the detected pressure exceeds the second pressure P2 set to a pressure higher than P1 (ST6). If the second pressure P2 is exceeded, at this timing t3, the exhaust valve 11 is opened to depressurize the inside of the vacuum chamber (ST7).

次いで所定プラズマ放電時間が経過してタイプアップしたか否かを判定し(ST8)、ここでまだタイムアップしていなければ、圧力が第1圧力P1以下であるか否かを判定し、第1圧力P1以下であれば(ST5)に戻って排気バルブ11を閉じる。これにより、圧力は再び上昇を開始し、圧力が第2圧力P2に到達すると、再び排気バルブ11を開いて減圧する。そして所定プラズマ放電時間がタイムアップするまで前述の昇圧、減圧を反復する。   Next, it is determined whether or not the predetermined plasma discharge time has elapsed (ST8). If the time has not yet increased, it is determined whether or not the pressure is equal to or lower than the first pressure P1. If the pressure is equal to or lower than P1, the process returns to ST5 and the exhaust valve 11 is closed. As a result, the pressure starts to rise again, and when the pressure reaches the second pressure P2, the exhaust valve 11 is opened again to reduce the pressure. The above-described pressure increase and pressure reduction are repeated until the predetermined plasma discharge time is up.

すなわち、本実施の形態に示すプラズマ処理方法では、所定のプラズマ放電時間継続中に前述の昇圧制御と減圧制御を複数回反復して、処理空間内の処理圧力を第1圧力P1と第2圧力P2との間で昇降させるようにしている。ここではプラズマ発生用ガスのガス供給を継続しながら排気バルブ11の開閉を交互に反復することにより、圧力を昇降させるようにしているが、排気バルブ11の開度を調節する方法や、ガス供給部14に設けられたマスフローコントローラによってプラズマ発生用ガスの供給量自体を制御する方法を用いてもよい。なお、プラズマ処理圧力を昇降させる過程において、上述例では昇圧過程および減圧過程のいずれにおいてもプラズマ放電を継続させるようにしているが、昇圧過程においてのみプラズマ放電を発生させるようにしてもよい。 That is, in the plasma processing method shown in the present embodiment, the above-described pressure increase control and pressure reduction control are repeated a plurality of times during a predetermined plasma discharge time, and the process pressure in the process space is set to the first pressure P1 and the second pressure. It is made to move up and down between P2. Here, the pressure is raised and lowered by alternately opening and closing the exhaust valve 11 while continuing the supply of the gas for generating the plasma, but the method for adjusting the opening degree of the exhaust valve 11 and the gas supply A method of controlling the supply amount of the plasma generating gas itself by a mass flow controller provided in the section 14 may be used. In the process of raising and lowering the plasma processing pressure, the plasma discharge is continued in both the pressure increasing process and the pressure reducing process in the above example, but the plasma discharge may be generated only in the pressure increasing process.

ここで、第1圧力P1と第2圧力P2の設定例について説明する。第1圧力P1と第2圧力のレベルとしては、大気圧よりも低い圧力レベルであって、プラズマ発生用ガスを用いて安定したプラズマ放電が可能な圧力レベルであることが必要とされる。本実施の形態では、第1圧力P1として10Pa程度の圧力を、また第2圧力P2として100Pa程度の圧力を用いているが、安定したプラズマ放電が維持できるような圧力レベル範囲内で、P2/P1が2以上になるような圧力の組み合わせを用いればよい。   Here, a setting example of the first pressure P1 and the second pressure P2 will be described. The levels of the first pressure P1 and the second pressure are required to be pressure levels lower than atmospheric pressure and capable of stable plasma discharge using the plasma generating gas. In the present embodiment, a pressure of about 10 Pa is used as the first pressure P1, and a pressure of about 100 Pa is used as the second pressure P2. However, within the pressure level range where stable plasma discharge can be maintained, P2 / A combination of pressures such that P1 is 2 or more may be used.

次に、上述の圧力昇降過程における半導体素子5の近傍および基板4と半導体素子5との隙間における酸素ラジカルの挙動について説明する。減圧下で行われるプラズマ処理においては、プラズマ放電によって発生した粒子は、粒子個々が比較的大きい平均自由行程で移動する分子流状態で拡散する。このため、プラズマ処理圧力が低いほど、また半導体素子5のと基板4との間の隙間が狭くなるほど、酸素ラジカルが隙間内に流入する確率が低くなる。   Next, the behavior of oxygen radicals in the vicinity of the semiconductor element 5 and in the gap between the substrate 4 and the semiconductor element 5 in the above-described pressure raising / lowering process will be described. In plasma treatment performed under reduced pressure, particles generated by plasma discharge diffuse in a molecular flow state in which the individual particles move with a relatively large mean free path. Therefore, the lower the plasma processing pressure is, and the narrower the gap between the semiconductor element 5 and the substrate 4, the lower the probability that oxygen radicals will flow into the gap.

図5は、昇圧過程における酸素ラジカルの移動状態を模式的に示しており、圧力が第1圧力P1から第1圧力P2に上昇する過程においては圧力の上昇、すなわちプラズマ発生用ガスから生じた酸素ラジカルOや酸素イオンOなどの密度の上昇は、半導体素子5の隙間外部から先に生じる。このため昇圧過程において、高い圧力P2の状態で発生した高密度の酸素ラジカルOが、半導体素子5の外部から外部よりも低い圧力P1の隙間内に流入する。そして流入した酸素ラジカルOは隙間内のバンプ5aや基板4の上面、半導体素子5の下面との間で衝突を繰り返しながら隙間の内部へ向かって移動する。この移動過程において、酸素ラジカルOが衝突した基板4の上面や半導体素子5の下面などの樹脂表面は、酸素ラジカルOの活性作用によって表面改質が行われる。 FIG. 5 schematically shows the state of movement of oxygen radicals during the pressurization process. In the process of increasing the pressure from the first pressure P1 to the first pressure P2, the pressure rises, that is, oxygen generated from the plasma generating gas. The increase in density of radicals O * and oxygen ions O + occurs first from outside the gap of the semiconductor element 5. For this reason, in the pressurization process, high-density oxygen radicals O * generated at a high pressure P2 flow from the outside of the semiconductor element 5 into the gap of the pressure P1 lower than the outside. The inflowing oxygen radical O * moves toward the inside of the gap while repeatedly colliding with the bumps 5 a in the gap, the upper surface of the substrate 4, and the lower surface of the semiconductor element 5. In this movement process, the resin surface such as the upper surface of the substrate 4 or the lower surface of the semiconductor element 5 on which the oxygen radical O * collides is subjected to surface modification by the active action of the oxygen radical O * .

このとき、昇圧過程における酸素ラジカルの運動状態の挙動には、密度が上昇することによって粒子が相互に影響しながら運動する粘性流としての性質がより強くなり、酸素ラジカルはより密度が高い外側からより密度が低い隙間内部に強制的に送り込まれる形で流入する。したがって、半導体素子5のように狭隙間・多バンプ数の条件下においても十分な量の酸素ラジカルを隙間の奥まで到達させることが可能となり、十分な改質効果を得ることができる。   At this time, the behavior of the oxygen radical in the pressurization process is more viscous as a viscous flow in which particles move while the density increases, and oxygen radicals from the outside with higher density. It flows in the form of being forcibly fed into the gap having a lower density. Therefore, a sufficient amount of oxygen radicals can reach the back of the gap even under conditions of a narrow gap and a large number of bumps as in the semiconductor element 5, and a sufficient modification effect can be obtained.

またこのプラズマ処理過程においては、処理空間内における処理圧力は一旦上昇した後にまた下降することから、半導体素子5が高密度の酸素イオンや電子などの荷電粒子に継続的に曝される事態が発生しない。したがって荷電粒子によって半導体素子5の外縁部が過度にエッチングされることがなく、半導体素子5の外縁部への局部的なダメージを防止することができる。   Further, in this plasma processing process, the processing pressure in the processing space once rises and then drops again, so that the semiconductor element 5 is continuously exposed to charged particles such as high-density oxygen ions and electrons. do not do. Therefore, the outer edge portion of the semiconductor element 5 is not excessively etched by the charged particles, and local damage to the outer edge portion of the semiconductor element 5 can be prevented.

このように、基板4と半導体素子5との隙間内の表面改質を対象としたプラズマ処理において、プラズマ処理空間におけるプラズマ発生用ガスの処理圧力を大気圧よりも低い第1圧力P1からこの第1圧力P1よりも高い第2圧力P2へ上昇させる昇圧制御を行うことにより、隙間の外縁部を高密度の荷電粒子に継続的に曝すことなく隙間内に十分な量の酸素プラズマを流入させることができ、処理対象にダメージを与えることなく十分な改質効果を得ることができる。   Thus, in the plasma processing intended for surface modification in the gap between the substrate 4 and the semiconductor element 5, the processing pressure of the plasma generating gas in the plasma processing space is changed from the first pressure P1 lower than the atmospheric pressure to the first pressure P1. By performing the pressure increase control to increase the pressure to a second pressure P2 higher than the first pressure P1, a sufficient amount of oxygen plasma is allowed to flow into the gap without continuously exposing the outer edge of the gap to high-density charged particles. And a sufficient modification effect can be obtained without damaging the object to be treated.

なお、上述のプラズマ処理方法を適用するためのプラズマ処理装置としては、プラズマ処理空間におけるプラズマ発生分布の均一性が求められることから、図1に示すように、平板状の下部電極3と上部電極4とを平行に対向させた平行平板電極型のプラズマ処理装置が適している。   As a plasma processing apparatus for applying the above-described plasma processing method, since the uniformity of plasma generation distribution in the plasma processing space is required, as shown in FIG. 1, a flat plate-like lower electrode 3 and upper electrode A parallel plate electrode type plasma processing apparatus in which 4 is opposed in parallel is suitable.

次に図6を参照して、上述のプラズマ処理による表面改質を利用した電子部品製造方法について説明する。この電子部品製造方法は、下面にバンプが形成された半導体素子を基板に実装して電子部品を製造するものである。   Next, with reference to FIG. 6, the electronic component manufacturing method using the surface modification by the plasma treatment described above will be described. This electronic component manufacturing method manufactures an electronic component by mounting a semiconductor element having a bump formed on the lower surface on a substrate.

図6(a)に示すように、基板4に設けられた電極4aに半導体素子5の下面に設けられたバンプ5aを接合して、半導体素子5を基板4に実装する(実装工程)。次に、図6(b)に示すように、実装工程後の基板4をプラズマ処理することにより、基板4と半導体素子5との間の隙間の内部表面を処理対象に含んで表面改質処理を行う(表面改質工程
)。すなわち、図1に示すプラズマ処理装置内に、基板4を搬入し、下部電極3上に基板を載置する。そして図3,図4において説明するプラズマ処理方法によって、プラズマ処理を実行する。
As shown in FIG. 6A, the bumps 5a provided on the lower surface of the semiconductor element 5 are bonded to the electrodes 4a provided on the substrate 4, and the semiconductor element 5 is mounted on the substrate 4 (mounting process). Next, as shown in FIG. 6B, the substrate 4 after the mounting process is subjected to plasma treatment, so that the inner surface of the gap between the substrate 4 and the semiconductor element 5 is included in the processing target, and surface modification processing is performed. (Surface modification step). That is, the substrate 4 is carried into the plasma processing apparatus shown in FIG. 1 and the substrate is placed on the lower electrode 3. Then, plasma processing is performed by the plasma processing method described in FIGS.

この後、図6(c)に示すように、基板4上にアンダーフィル樹脂17を塗布し、表面改質工程後の隙間内に毛管力によって進入させて充填する(樹脂充填工程)。この樹脂充填工程においては、表面改質によって隙間内の内部表面の濡れ性が改善されていることから、アンダーフィル樹脂17の充填性を向上させることができる。そしてこの後、図6(d)に示すように、基板4を加熱してアンダーフィル樹脂17を熱硬化させることにより、下面にバンプ5aが形成された半導体素子5を基板4に実装し半導体素子5と基板4との間が樹脂封止された電子部品が完成する。   Thereafter, as shown in FIG. 6C, an underfill resin 17 is applied on the substrate 4, and is filled by entering the gap after the surface modification step by capillary force (resin filling step). In this resin filling step, the wettability of the inner surface in the gap is improved by the surface modification, so that the filling property of the underfill resin 17 can be improved. Then, as shown in FIG. 6 (d), the substrate 4 is heated to thermally cure the underfill resin 17, thereby mounting the semiconductor element 5 having the bumps 5a formed on the lower surface thereof on the substrate 4. An electronic component in which the space between the substrate 5 and the substrate 4 is sealed is completed.

なお上記実施の形態では、実装後の半導体素子と基板との間の隙間を表面改質のためのプラズマ処理の対象とする例を示しているが、狭隘隙間の内部表面を処理対象とするものであればよい。たとえば微細加工が施された後の加工面に形成された微細な凹部の内部表面なども本発明の適用対象となる。   In the above embodiment, an example is shown in which the gap between the semiconductor element after mounting and the substrate is the target of plasma processing for surface modification, but the inner surface of the narrow gap is the target of processing. If it is. For example, an inner surface of a fine recess formed on a processed surface after fine processing is also an application target of the present invention.

本発明のプラズマ処理装置およびプラズマ処理方法は、酸素ラジカルをプラズマ処理対象の狭隘空間内に強制的に進入させて、表面改質効果を確保することが出来るという効果を有しており、狭隘空間の内部表面を含む処理対象面の表面改質をプラズマ処理によって行うプラズマ処理装置およびプラズマ処理方法ならびにこのプラズマ処理方法を用いて半導体素子を製造する半導体素子製造に対して有用である。   The plasma processing apparatus and the plasma processing method of the present invention have an effect that oxygen radicals can be forcibly entered into a narrow space to be plasma processed to ensure a surface modification effect. The present invention is useful for a plasma processing apparatus and a plasma processing method for performing surface modification of a surface to be processed including the inner surface of the semiconductor by plasma processing, and for manufacturing a semiconductor device using this plasma processing method.

本発明の一実施の形態1のプラズマ処理装置の断面図Sectional drawing of the plasma processing apparatus of Embodiment 1 of this invention 本発明の一実施の形態のプラズマ処理方法におけるプラズマ処理空間の状態説明図State explanatory drawing of the plasma processing space in the plasma processing method of one embodiment of this invention 本発明の一実施の形態のプラズマ処理方法のフロー図The flowchart of the plasma processing method of one embodiment of this invention 本発明の一実施の形態のプラズマ処理方法におけるプラズマ発生用ガスの昇圧制御を示すタイムチャートFIG. 3 is a time chart showing the boost control of the plasma generating gas in the plasma processing method according to the embodiment of the present invention. 本発明の一実施の形態のプラズマ処理方法における酸素ラジカルの拡散状態の説明図Explanatory drawing of the diffusion state of oxygen radicals in the plasma processing method of one embodiment of the present invention 本発明の一実施の形態の電子部品製造方法の工程説明図Process explanatory drawing of the electronic component manufacturing method of one embodiment of this invention

符号の説明Explanation of symbols

1 真空チャンバ
3 下部電極
4 基板
5 半導体素子
5a バンプ
8 プラズマ処理空間
11 排気バルブ
12 真空排気部
13 ガス供給バルブ
14 ガス供給部
15 高周波電源部
DESCRIPTION OF SYMBOLS 1 Vacuum chamber 3 Lower electrode 4 Substrate 5 Semiconductor element 5a Bump 8 Plasma processing space 11 Exhaust valve 12 Vacuum exhaust part 13 Gas supply valve 14 Gas supply part 15 High frequency power supply part

Claims (3)

下面にバンプが形成された半導体素子と、この半導体素子が実装された基板との間の隙間である狭隘空間の内部表面の表面改質をプラズマ処理によって行うプラズマ処理装置であって、密閉された処理室を形成可能な真空チャンバと、この真空チャンバ内に相対向して配置された1対の電極と、これらの電極間に配設され処理対象の基板が載置されるワーク載置部と、前記電極に高周波電圧を印加する高周波電源部と、前記処理室内を真空排気する真空排気部と、前記処理室内に反応性ガスを含むプラズマ発生用ガスを供給するガス供給部と、前記電極間でプラズマ放電を発生させることにより形成されるプラズマ処理空間におけるプラズマ発生用ガスの処理圧力を、大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御と、第2圧力に到達すると減圧する減圧制御を複数回反復して行う圧力制御手段とを備えたことを特徴とするプラズマ処理装置。 A plasma processing apparatus for performing surface modification of the inner surface of a narrow space, which is a gap between a semiconductor element having a bump formed on a lower surface and a substrate on which the semiconductor element is mounted, by plasma processing, and is sealed A vacuum chamber capable of forming a processing chamber; a pair of electrodes disposed opposite to each other in the vacuum chamber; and a workpiece placement unit disposed between these electrodes and on which a substrate to be treated is placed. A high-frequency power supply unit that applies a high-frequency voltage to the electrodes, a vacuum exhaust unit that evacuates the processing chamber, a gas supply unit that supplies a plasma generating gas containing a reactive gas into the processing chamber, and a gap between the electrodes The processing pressure of the plasma generating gas in the plasma processing space formed by generating the plasma discharge in the step is increased from the first pressure lower than the atmospheric pressure to the second pressure higher than the first pressure. That a step-up control, the plasma processing apparatus characterized by comprising a pressure control means for performing by the pressure reduction control for reducing the pressure to reach the second pressure several times repeated. 密閉された処理室を形成可能な真空チャンバと、この真空チャンバ内に相対向して配置された1対の電極と、これらの電極間に配設され処理対象の基板が載置されるワーク載置部と、前記電極に高周波電圧を印加する高周波電源部と、前記処理室内を真空排気する真空排気部と、前記処理室内に反応性ガスを含むプラズマ発生用ガスを供給するガス供給部と、前記処理室内におけるプラズマ発生用ガスの処理圧力を制御する圧力制御手段とを備えたプラズマ処理装置によって下面にバンプが形成された半導体素子と、この半導体素子が実装された基板との間の隙間である狭隘空間の内部表面の表面改質を行うプラズマ処理方法であって、前記電極間でプラズマ放電を発生させることにより形成されるプラズマ処理空間におけるプラズマ発生用ガスの処理圧力を、大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御と、第2圧力に到達すると減圧する減圧制御を複数回反復して行うことを特徴とするプラズマ処理方法。 A vacuum chamber capable of forming a sealed processing chamber, a pair of electrodes arranged opposite to each other in the vacuum chamber, and a workpiece mounting on which a substrate to be processed is placed. A placement unit, a high-frequency power supply unit that applies a high-frequency voltage to the electrode, a vacuum exhaust unit that evacuates the processing chamber, a gas supply unit that supplies a plasma generating gas containing a reactive gas into the processing chamber, A gap between a semiconductor element having a bump formed on the lower surface by a plasma processing apparatus having a pressure control means for controlling a processing pressure of the plasma generating gas in the processing chamber and a substrate on which the semiconductor element is mounted. A plasma processing method for modifying the inner surface of a narrow space for generating plasma in a plasma processing space formed by generating a plasma discharge between the electrodes. The process pressure of the scan, and the step-up control for increasing the first pressure lower than the atmospheric pressure to a higher second pressure than the first pressure, be performed under reduced pressure control to reduce the pressure to reach the second pressure several times repeated A plasma processing method characterized by the above. 下面にバンプが形成された半導体素子を基板に実装して電子部品を製造する電子部品製造方法であって、前記基板に設けられた電極に前記バンプを接合して半導体素子を基板に実装する実装工程と、実装工程後の前記基板をプラズマ処理することにより基板と半導体素子との間の隙間の内部表面を処理対象に含んで表面改質処理を行う表面改質工程と、表面改質工程後の前記隙間内にアンダーフィル樹脂を充填する樹脂充填工程とを含み、
前記表面改質工程において、密閉された処理室を形成可能な真空チャンバと、この真空
チャンバ内に相対向して配置された1対の電極と、これらの電極間に配設され処理対象の基板が載置されるワーク載置部と、前記電極に高周波電圧を印加する高周波電源部と、前記処理室内を真空排気する真空排気部と、前記処理室内に反応性ガスを含むプラズマ発生用ガスを供給するガス供給部と、前記処理室内におけるプラズマ発生用ガスの処理圧力を制御する圧力制御手段とを備えたプラズマ処理装置を用い、前記電極間でプラズマ放電を発生させることにより形成されるプラズマ処理空間におけるプラズマ発生用ガスの処理圧力を、大気圧よりも低い第1圧力からこの第1圧力よりも高い第2圧力へ上昇させる昇圧制御と、第2圧力に到達すると減圧する減圧制御を複数回反復して行うことを特徴とする電子部品製造方法。
An electronic component manufacturing method for manufacturing an electronic component by mounting a semiconductor element having a bump formed on a lower surface on a substrate, wherein the bump is bonded to an electrode provided on the substrate to mount the semiconductor element on the substrate A surface modification step of performing a surface modification process including the inner surface of the gap between the substrate and the semiconductor element as a processing target by performing a plasma treatment on the substrate after the process and the mounting step; and after the surface modification step A resin filling step of filling an underfill resin in the gap of
In the surface modification step, a vacuum chamber capable of forming a sealed processing chamber, a pair of electrodes arranged opposite to each other in the vacuum chamber, and a substrate to be processed disposed between these electrodes A work placement portion on which a high-frequency voltage is applied to the electrode, a vacuum exhaust portion for evacuating the processing chamber, and a plasma generating gas containing a reactive gas in the processing chamber Plasma processing formed by generating a plasma discharge between the electrodes using a plasma processing apparatus having a gas supply section to supply and a pressure control means for controlling a processing pressure of a plasma generating gas in the processing chamber the process pressure in the plasma generating gas in the space, and a step-up control for increasing the first pressure lower than the atmospheric pressure to a higher second pressure than the first pressure, and reaches the second pressure Electronic component manufacturing method characterized by performing pressure reduction control for pressurizing a plurality of times repeated.
JP2003345409A 2003-10-03 2003-10-03 Plasma processing apparatus, plasma processing method, and electronic component manufacturing method Expired - Fee Related JP4396209B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003345409A JP4396209B2 (en) 2003-10-03 2003-10-03 Plasma processing apparatus, plasma processing method, and electronic component manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003345409A JP4396209B2 (en) 2003-10-03 2003-10-03 Plasma processing apparatus, plasma processing method, and electronic component manufacturing method

Publications (2)

Publication Number Publication Date
JP2005116595A JP2005116595A (en) 2005-04-28
JP4396209B2 true JP4396209B2 (en) 2010-01-13

Family

ID=34538697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003345409A Expired - Fee Related JP4396209B2 (en) 2003-10-03 2003-10-03 Plasma processing apparatus, plasma processing method, and electronic component manufacturing method

Country Status (1)

Country Link
JP (1) JP4396209B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6418794B2 (en) * 2014-06-09 2018-11-07 東京エレクトロン株式会社 MODIFICATION TREATMENT METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD

Also Published As

Publication number Publication date
JP2005116595A (en) 2005-04-28

Similar Documents

Publication Publication Date Title
KR101203038B1 (en) Plasma processing apparatus and method for plasma processing semiconductor substrate
JP6290357B2 (en) Method for manufacturing an electronics assembly
US20090184156A1 (en) Process for producing semiconductor device and apparatus therefor
US20010018272A1 (en) Plasma treatment apparatus and method
CN1380685A (en) Plasma treatment device and plasma treatment method
JP4396209B2 (en) Plasma processing apparatus, plasma processing method, and electronic component manufacturing method
KR102194147B1 (en) Single type chamber for dry etching
CN109716506B (en) Manufacturing method of electronic components
US7594805B2 (en) Adhesive injection apparatus
JP4134949B2 (en) Electronic component module assembling method and plasma processing method
JP2001237256A (en) Work mounting method and work mounting body
KR102126979B1 (en) A showerhead unit, a substrate processing apparatus including the same, and a substrate processing method
JP2010021380A (en) Plasma processing device and plasma processing method
CN121888455A (en) Operation method of plasma processing device
JP2006135081A (en) Substrate processing method and substrate processing apparatus
JP4380645B2 (en) Plasma processing apparatus and surface modification method
JP3915624B2 (en) Electronic component mounting apparatus and electronic component mounting method
JP3473433B2 (en) Work mounting method
JP4643933B2 (en) Plasma processing method and plug forming method
KR100698927B1 (en) Plasma Treatment Method
CN121366848A (en) Gas distribution module, substrate processing method and substrate processing apparatus
KR101096490B1 (en) Doping method using plasma and apparatus used therein
JP2003257921A (en) Plasma treatment method
JPS63216972A (en) Method for reflowing thin aluminum film
JP2007329309A (en) Manufacturing method of electronic parts

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050708

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20050816

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070410

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080311

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080508

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090804

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090828

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090929

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091012

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121030

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 4396209

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131030

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees