Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4449544B2 - Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same - Google Patents
[go: Go Back, main page]

JP4449544B2 - Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same - Google Patents

Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same Download PDF

Info

Publication number
JP4449544B2
JP4449544B2 JP2004117600A JP2004117600A JP4449544B2 JP 4449544 B2 JP4449544 B2 JP 4449544B2 JP 2004117600 A JP2004117600 A JP 2004117600A JP 2004117600 A JP2004117600 A JP 2004117600A JP 4449544 B2 JP4449544 B2 JP 4449544B2
Authority
JP
Japan
Prior art keywords
internal electrode
thin film
metal thin
support
resin layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004117600A
Other languages
Japanese (ja)
Other versions
JP2005303030A5 (en
JP2005303030A (en
Inventor
淳夫 長井
健吾 中村
孝彦 辻村
冬希 阿部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2004117600A priority Critical patent/JP4449544B2/en
Publication of JP2005303030A publication Critical patent/JP2005303030A/en
Publication of JP2005303030A5 publication Critical patent/JP2005303030A5/ja
Application granted granted Critical
Publication of JP4449544B2 publication Critical patent/JP4449544B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Ceramic Capacitors (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)

Description

本発明は、例えば積層セラミックコンデンサ等の積層セラミック電子部品に用いられる内部電極パターンの形成方法ならびにこれを用いた積層セラミック電子部品の製造方法に関するものである。   The present invention relates to a method for forming an internal electrode pattern used for a multilayer ceramic electronic component such as a multilayer ceramic capacitor, and a method for manufacturing a multilayer ceramic electronic component using the same.

従来、積層セラミック電子部品の内部電極として金属薄膜を用いることが種々提案されており、例えば特許文献1には転写基体の一方の面に、剥離層、金属層、接着層が順次積層され、剥離層と接着層が所定の内部電極パターン形状を有する積層セラミックコンデンサの内部電極転写箔が開示されている。
特開2003−86454号公報
Conventionally, various proposals have been made to use a metal thin film as an internal electrode of a multilayer ceramic electronic component. For example, Patent Document 1 discloses that a release layer, a metal layer, and an adhesive layer are sequentially laminated on one surface of a transfer substrate. An internal electrode transfer foil of a multilayer ceramic capacitor in which a layer and an adhesive layer have a predetermined internal electrode pattern shape is disclosed.
JP 2003-86454 A

上記従来の内部電極転写箔は、金属層の上下に設けた剥離層、接着層により連続した金属層の一部を転写するものであるが、積層数が例えば100層以下と比較的少ない場合には精度良く転写できても、数百層にのぼる多積層の場合には、累積された内部電極の有無による段差などのため、セラミックシートへの転写時に内部電極部分以外の不要部分まで転写されたり、あるいは転写が不完全になり所望の形状に転写できない部分が発生するなどの課題があった。   The conventional internal electrode transfer foil transfers a part of a continuous metal layer by a release layer and an adhesive layer provided above and below the metal layer. However, when the number of laminated layers is relatively small, for example, 100 layers or less. Even if it can be transferred with high accuracy, in the case of multi-layered up to several hundred layers, it may be transferred to unnecessary parts other than the internal electrode part when transferring to the ceramic sheet due to the difference in level due to the presence or absence of accumulated internal electrodes. In addition, there is a problem that a portion that cannot be transferred to a desired shape occurs due to imperfect transfer.

また、あらかじめエッチングやフォトリソグラフィなどの方法により金属薄膜を内部電極形状に形成してから転写する方法もあるが、この場合には多くの工程を必要とし、また高価な設備が必要なため量産性に劣るものであった。   In addition, there is a method of transferring a metal thin film to an internal electrode shape by a method such as etching or photolithography in advance, but in this case, many processes are required and mass production is required because expensive equipment is required. It was inferior to.

本発明は、例えば数百層と多積層の積層であっても、内部電極を所望の形状に精度良く転写することのできる内部電極パターンの形成方法と、これを用いた積層セラミック電子部品の製造方法を提供することを目的とするものである。   The present invention relates to a method for forming an internal electrode pattern capable of accurately transferring an internal electrode to a desired shape even in the case of, for example, several hundreds of layers and multi-layers, and manufacture of a multilayer ceramic electronic component using the same. It is intended to provide a method.

この目的を達成するために本発明は、積層セラミック電子部品の内部電極パターンの形成方法であって、柱状体の集合によって形成され表面から見た形状がクラックによって微細面積に分割された金属薄膜を第1の支持体上に形成する第1の工程と、第2の支持体上に内部電極の非形成部分に対応する形状に樹脂層を形成する第2の工程と、前記第1の支持体上の金属薄膜と前記第2の支持体上の樹脂層とを金属薄膜と樹脂層とが対向するように重ね合わせて支持体ごと加圧する第3の工程と、第3の工程の加圧後に前記第2の支持体を剥離して前記樹脂層とともに内部電極の非形成部分の金属薄膜を除去する第4の工程を備えた内部電極パターンの形成方法であり、金属薄膜を所望の形状で精度良く転写することができる。 In order to achieve this object, the present invention provides a method for forming an internal electrode pattern of a multilayer ceramic electronic component, comprising: a metal thin film formed by an assembly of columnar bodies and having a shape viewed from the surface divided into fine areas by cracks. A first step of forming on the first support, a second step of forming a resin layer on the second support in a shape corresponding to the non-formed portion of the internal electrode, and the first support A third step in which the metal thin film and the resin layer on the second support are overlapped so that the metal thin film and the resin layer face each other and pressed together with the support, and after pressurization in the third step An internal electrode pattern forming method comprising a fourth step of peeling off the second support and removing a metal thin film on the non-formed portion of the internal electrode together with the resin layer, wherein the metal thin film is accurately formed in a desired shape. Can transfer well.

また、金属薄膜として、柱状体の集合によって形成され表面から見た形状がクラックによって微細面積に分割されているものを用いることにより、転写不要部分や転写不足の部分が発生することをより少なくでき、内部電極パターンがより精度良く形成できるものである。   In addition, by using a metal thin film that is formed by a collection of columnar bodies and whose shape viewed from the surface is divided into fine areas by cracks, it is possible to reduce occurrence of unnecessary transfer portions and insufficient transfer portions. The internal electrode pattern can be formed with higher accuracy.

さらに、上記の内部電極パターン形成方法を用いて積層体を作製し、個片に切断し焼成して積層セラミック電子部品を得ることにより、たとえば静電容量のばらつきが少なく、ショート不良の少ない積層セラミック電子部品を作製できるものである。   Furthermore, by producing a multilayer body using the above internal electrode pattern forming method, cutting into individual pieces and firing to obtain a multilayer ceramic electronic component, for example, a multilayer ceramic with less variation in capacitance and less short-circuit defects Electronic parts can be produced.

本発明による内部電極パターンの形成方法は、内部電極非形成部分に対応する樹脂層を用いてこの非形成部分に相当する金属薄膜を除去するという量産性の高い方法により金属薄膜の内部電極パターンを形成し、これを用いて積層セラミック電子部品を作製するので、例えば数百層という多積層の場合でも内部電極の転写を精度良く行うことができ、これを用いた積層セラミック電子部品の特性ばらつきやショート不良の抑制を行うことができる。   The internal electrode pattern forming method according to the present invention uses a resin layer corresponding to the internal electrode non-formed portion to remove the metal thin film corresponding to the non-formed portion, and removes the internal electrode pattern of the metal thin film by a highly productive method. Since the multilayer ceramic electronic component is manufactured using this, the internal electrode can be transferred with high accuracy even in the case of a multi-layer such as several hundred layers. Short circuit failure can be suppressed.

以下、本発明の一実施の形態について、積層セラミックコンデンサを例に図を参照しながら説明する。   Hereinafter, an embodiment of the present invention will be described with reference to the drawings, taking a multilayer ceramic capacitor as an example.

図7は、積層セラミックコンデンサ41の一部切欠斜視図であり、誘電体層42と内部電極43とが交互に積層されて積層体を構成し、内部電極43はその端面が積層体の対向する両端面に交互に露出するよう積層されており、積層体の両端面に形成された一対の外部電極44に交互に接続されている。   FIG. 7 is a partially cutaway perspective view of the multilayer ceramic capacitor 41, in which the dielectric layers 42 and the internal electrodes 43 are alternately stacked to form a multilayer body, and the end surfaces of the internal electrodes 43 are opposed to the multilayer body. They are laminated so as to be alternately exposed on both end faces, and are alternately connected to a pair of external electrodes 44 formed on both end faces of the laminate.

このような積層セラミックコンデンサの製造方法について、以下に説明する。まず、チタン酸バリウムを主成分とし、これに希土類元素の酸化物やSiO2,MgO,MnO2などの添加物を加えたセラミック原料粉末を混合し、必要に応じて仮焼し粉砕したセラミック粉体を作製する。 A method for manufacturing such a multilayer ceramic capacitor will be described below. First, ceramic powder that contains barium titanate as the main component and is mixed with a ceramic raw material powder containing rare earth oxides and additives such as SiO 2 , MgO, and MnO 2, and calcined and ground as necessary. Create a body.

このセラミック粉体と、ポリビニルブチラール樹脂やアクリル樹脂などのバインダー、フタル酸エステルなどの可塑剤、酢酸ブチルなどの溶剤とを混合してセラミックスラリーを作製する。   The ceramic powder is mixed with a binder such as polyvinyl butyral resin or acrylic resin, a plasticizer such as phthalate ester, and a solvent such as butyl acetate to produce a ceramic slurry.

このセラミックスラリーをドクターブレードなどの方法を用いて図1に示すようにポリエチレンテレフタレート(以下PETと略称する)などのフィルム11上に塗工してセラミックシート12を作製する。このセラミックシートは焼成により誘電体層を形成する。   The ceramic slurry is coated on a film 11 such as polyethylene terephthalate (hereinafter abbreviated as PET) using a method such as a doctor blade as shown in FIG. This ceramic sheet forms a dielectric layer by firing.

これとは別に、図2に模式的に示す蒸着装置を用いて、PETフィルムやポリイミドフィルムなどの第1の支持体21上にNi金属薄膜22を蒸着により形成する。第1の支持体21は巻出ロール29から供給され、冷却ドラム28により冷却されながらNi金属薄膜22が蒸着され、Ni金属薄膜22が供給された第1の支持体21は巻取ロール30に巻き取られる。   Separately, a Ni metal thin film 22 is formed on the first support 21 such as a PET film or a polyimide film by vapor deposition using a vapor deposition apparatus schematically shown in FIG. The first support 21 is supplied from the unwinding roll 29, the Ni metal thin film 22 is deposited while being cooled by the cooling drum 28, and the first support 21 supplied with the Ni metal thin film 22 is applied to the take-up roll 30. It is wound up.

なお、図2の蒸着装置の真空槽23は、真空槽23の下部に取り付けられた排気管31より減圧されている。   Note that the vacuum chamber 23 of the vapor deposition apparatus in FIG. 2 is depressurized by an exhaust pipe 31 attached to the lower portion of the vacuum chamber 23.

ここで、蒸着金属(Ni)26より蒸発したNi蒸気27によりNi金属薄膜22が形成されると同時に、Ni金属薄膜が成膜される部分に向けてArガス24をガスノズル25より供給し、真空槽23の真空度はArガス供給下で8×10-2Pa、また支持体21の送り速度は20m/minとした。このように成膜されたNi金属薄膜22の厚みは0.5μmで、その断面の観察結果によるとNi金属薄膜22は縦方向に連続した微細な柱状体の集合によって形成され、またNi金属薄膜22の表面から見た形状はクラックによって微細面積に分割されている構造となっていた。 Here, the Ni metal thin film 22 is formed by the Ni vapor 27 evaporated from the deposited metal (Ni) 26, and at the same time, the Ar gas 24 is supplied from the gas nozzle 25 toward the portion where the Ni metal thin film is formed, and the vacuum is applied. The degree of vacuum of the tank 23 was 8 × 10 −2 Pa under Ar gas supply, and the feed rate of the support 21 was 20 m / min. The Ni metal thin film 22 thus formed has a thickness of 0.5 μm. According to the observation result of the cross section, the Ni metal thin film 22 is formed by a collection of fine columnar bodies continuous in the vertical direction. The shape seen from the surface of 22 had a structure divided into fine areas by cracks.

また、ポリビニルブチラール樹脂と可塑剤などを含む樹脂ペーストを作製し、グラビア印刷などの方法を用いて、図3に示すように第2の支持体32上に内部電極非形成部分に対応するパターン形状に第1の樹脂層33を形成した。   Further, a resin paste containing a polyvinyl butyral resin and a plasticizer is prepared, and a pattern shape corresponding to a portion where an internal electrode is not formed on the second support 32 as shown in FIG. 3 using a method such as gravure printing. A first resin layer 33 was formed.

次に、図4に示すように、上記第1の支持体21上に形成したNi金属薄膜22と、第2の支持体32上に形成した内部電極非形成部分に対応するパターン状の樹脂層33とが対向するように重ね合わせ、支持体21,32側から加圧したのち支持体32を剥離し、図5に示すように内部電極非形成部分に対応するパターン状のNi金属薄膜22を、支持体32上の樹脂層33と共に除去して、内部電極パターン34を作製した。金属薄膜22は、焼成により内部電極となるものである。上記内部電極非形成部分の除去に際して、Ni金属薄膜が断面は縦方向に連続した微細な柱状体の集合によって形成され、またNi金属薄膜の表面から見た形状はクラックによって微細面積に分割されているため、内部電極非形成部分の除去は容易に行うことができ、また非形成部分を除去した後の内部電極パターンについても除去されずに残った部分や除去されすぎた部分はなく、きれいなパターン形状のものが得られた。   Next, as shown in FIG. 4, the Ni metal thin film 22 formed on the first support 21 and the patterned resin layer corresponding to the internal electrode non-formation portion formed on the second support 32. 33 are stacked so as to face each other, and after pressing from the supports 21 and 32 side, the support 32 is peeled off. As shown in FIG. 5, a patterned Ni metal thin film 22 corresponding to the internal electrode non-formation portion is formed. The internal electrode pattern 34 was produced by removing together with the resin layer 33 on the support 32. The metal thin film 22 becomes an internal electrode by firing. When removing the internal electrode non-forming portion, the Ni metal thin film is formed by a collection of fine columnar bodies whose cross sections are continuous in the vertical direction, and the shape viewed from the surface of the Ni metal thin film is divided into fine areas by cracks. Therefore, the internal electrode non-formed part can be easily removed, and the internal electrode pattern after removing the non-formed part is not removed and there is no part that has been removed or removed too much. A shape was obtained.

このようにして作製した内部電極パターン34と、セラミックシート12とを、別途PETフィルム上に0.01μm〜0.5μmの厚みで予め形成した接着層(図示せず)を介して交互に300層積層して図6に示すような積層体35を作製し、焼成後に3.2mm×1.6mmの寸法となるように所定の寸法で切断し、焼成した。   The internal electrode pattern 34 thus produced and the ceramic sheet 12 are alternately 300 layers via an adhesive layer (not shown) separately formed in advance on a PET film with a thickness of 0.01 μm to 0.5 μm. The laminated body 35 as shown in FIG. 6 was produced by laminating, cut into predetermined dimensions so as to have a size of 3.2 mm × 1.6 mm after firing, and fired.

この接着層は、ポリビニルブチラール樹脂と可塑剤などの有機物と、比表面積が20m2/gのチタン酸バリウムを含むものであり、積層体の焼成過程で誘電体層と内部電極との結合性を高め、デラミネーションなどの構造欠陥の発生を防止できるものである。 This adhesive layer contains polyvinyl butyral resin, an organic substance such as a plasticizer, and barium titanate having a specific surface area of 20 m 2 / g, and has a bonding property between the dielectric layer and the internal electrode during the firing process of the laminate. And can prevent the occurrence of structural defects such as delamination.

接着層に含ませるセラミック粉末は、チタン酸バリウム以外に酸化マグネシウム、酸化アルミニウムでも同様の効果が得られ、またこれら3種類のセラミック粉末を組み合わせて用いてもよいが、特にチタン酸バリウムは金属薄膜の表面に形成されたクラックに入り込んで、金属薄膜よりなる内部電極上下の誘電体層を結びつける働きを有し、他の2種類のセラミック粉末より内部構造欠陥を抑制する効果が大きい。さらにチタン酸バリウムは誘電体層の主成分と同じものであるので、接着層に入れる量を多くしても、静電容量等の特性に及ぼす影響が小さい。   In addition to barium titanate, the ceramic powder to be included in the adhesive layer can be obtained by using magnesium oxide and aluminum oxide, and these three types of ceramic powders may be used in combination. In particular, barium titanate is a metal thin film. It has a function of entering the cracks formed on the surface of the metal and connecting the dielectric layers above and below the internal electrode made of a metal thin film, and has a greater effect of suppressing internal structural defects than the other two types of ceramic powder. Furthermore, since barium titanate is the same as the main component of the dielectric layer, even if the amount added to the adhesive layer is increased, the influence on characteristics such as capacitance is small.

上記のセラミック粉末はいずれも比表面積が10m2/g以上の粉末を用いるのが好ましい。 Any of the above ceramic powders preferably has a specific surface area of 10 m 2 / g or more.

その後、内部電極が露出した両端面に外部電極を形成して、静電容量やショート率測定用の試料(試料番号1)とした。   Thereafter, external electrodes were formed on both end faces where the internal electrodes were exposed, and a sample for measuring capacitance and short-circuit rate (sample number 1) was obtained.

静電容量については、試料100個を20℃の恒温槽中で周波数1kHz、入力信号レベル1.0Vrmsにて測定し、その最大値と最小値の差Rにより静電容量ばらつきを評価した。   Regarding the electrostatic capacity, 100 samples were measured in a constant temperature bath of 20 ° C. at a frequency of 1 kHz and an input signal level of 1.0 Vrms, and the electrostatic capacity variation was evaluated by a difference R between the maximum value and the minimum value.

ショート率については、上記の静電容量測定後の試料100個について絶縁抵抗計を用いて抵抗値を測定し、抵抗値が103Ω以下の個数を百分率で表してショート率とした。 With respect to the short-circuit rate, the resistance value of the 100 samples after the capacitance measurement was measured using an insulation resistance meter, and the number of resistance values of 10 3 Ω or less was expressed as a percentage to obtain the short-circuit rate.

また、従来方法による比較例として、特開2003−86454号公報に記載の方法により、PETフィルム上に内部電極パターン形状に剥離層を形成し、この上に実施の形態1と異なるのはArガスを供給しないこと以外は実施の形態1と同様の方法でNi金属薄膜22を形成した。   Further, as a comparative example by the conventional method, a peeling layer is formed in the shape of an internal electrode pattern on a PET film by the method described in Japanese Patent Application Laid-Open No. 2003-86454, and Ar gas is different from the first embodiment on this. The Ni metal thin film 22 was formed by the same method as that of the first embodiment except that is not supplied.

このNi金属薄膜22の断面構造を観察したところ、Ni蒸着膜の縦方向の形状は連続的な柱状構造ではなく、縦方向に断続的な大きな柱状体からなる構造であり、表面の構造はクラックがほとんどない連続した構造となっていた。   When the cross-sectional structure of the Ni metal thin film 22 was observed, the vertical shape of the Ni vapor deposition film was not a continuous columnar structure, but a structure consisting of large columnar bodies intermittent in the vertical direction, and the surface structure was cracked. It was a continuous structure with little or no.

このNi金属薄膜22上に、内部電極パターン形状の接着層を形成し、実施の形態1と同様にセラミックシートに転写しつつ300層の積層を行った。   An adhesive layer having an internal electrode pattern shape was formed on the Ni metal thin film 22, and 300 layers were laminated while being transferred to a ceramic sheet in the same manner as in the first embodiment.

この積層過程では、内部電極パターンの形成は一部形状が不十分なものとなり、所定の内部電極パターン形状の周囲につながって、非形成部分に至るまで金属薄膜が転写された部分が多く見られた。   In this lamination process, the internal electrode pattern is partially formed in an insufficient shape, and there are many portions where the metal thin film is transferred to the periphery of the predetermined internal electrode pattern shape until it reaches the non-formed portion. It was.

積層後の積層体35を、上記実施の形態1と同様に焼成後に3.2mm×1.6mmとなるように所定の寸法で切断し、焼成した後、外部電極を形成したものについて、従来方法による比較例の測定用試料(試料番号2)とし、同様の測定を行った。   The laminated body 35 after being laminated is cut in a predetermined size so as to be 3.2 mm × 1.6 mm after firing in the same manner as in the first embodiment, fired, and formed with external electrodes. The same measurement was performed using the measurement sample (sample number 2) of the comparative example.

上記積層セラミックコンデンサ試料番号1,2について、静電容量の平均値並びに静電容量のばらつきとショート率を測定した結果をまとめて(表1)に示す。   For the multilayer ceramic capacitor sample numbers 1 and 2, the results of the measurement of the average value of capacitance and the variation in capacitance and the short-circuit rate are shown in Table 1 below.

静電容量のばらつきとしては、静電容量の最大値と最小値の差であるR値として表している。   The variation in capacitance is expressed as an R value that is the difference between the maximum value and the minimum value of the capacitance.

Figure 0004449544
Figure 0004449544

(表1)から明らかなように、本発明の一実施の形態による試料番号1では、静電容量のばらつきを示すR値は0.5μFと小さく、ショート率も0.1%と小さいのに対して、比較例の試料番号2ではR値が1.8μFと、静電容量のばらつきが大きくなっているとともに、ショート率も35%と大きくなっている。これは、試料番号2の従来方法による金属薄膜22の転写では、金属薄膜22の表面にクラックがほとんどなく、金属薄膜22が連続した構造として形成されているため、転写を望んでいない部分まで転写されてしまい、これが静電容量のばらつきやショート率の増加につながったものである。   As is clear from Table 1, Sample No. 1 according to an embodiment of the present invention has a small R value indicating a variation in capacitance of 0.5 μF and a short rate of 0.1%. On the other hand, in the sample number 2 of the comparative example, the R value is 1.8 μF, the variation in capacitance is large, and the short-circuit rate is as large as 35%. This is because the transfer of the metal thin film 22 according to the conventional method of Sample No. 2 has almost no cracks on the surface of the metal thin film 22, and the metal thin film 22 is formed as a continuous structure, so that the transfer is performed up to a portion where transfer is not desired. This leads to variations in capacitance and an increase in the short-circuit rate.

なお、本実施の形態では内部電極非形成部分に対応するパターン状の樹脂層33を用いて内部電極非形成部分の金属薄膜22を除去することにより金属薄膜22を内部電極形状にパターン化したが、これは内部電極パターン形状に形成した樹脂層を介してセラミックシート上に金属薄膜を内部電極パターン形状に転写した場合、セラミックシートの接着性によっては樹脂層を形成していない部分、つまり内部電極非形成部分までセラミックシート上に転写される場合があるためである。   In the present embodiment, the metal thin film 22 is patterned into an internal electrode shape by removing the metal thin film 22 in the internal electrode non-formed portion using the patterned resin layer 33 corresponding to the internal electrode non-formed portion. This is because when the metal thin film is transferred to the internal electrode pattern shape on the ceramic sheet through the resin layer formed in the internal electrode pattern shape, the resin layer is not formed depending on the adhesion of the ceramic sheet, that is, the internal electrode This is because the non-formed portion may be transferred onto the ceramic sheet.

上記のような不具合を避けるために、本発明では予め内部電極形状にパターン化した金属薄膜22をセラミックシート12上に転写するものである。   In order to avoid the above problems, in the present invention, the metal thin film 22 previously patterned into the shape of the internal electrode is transferred onto the ceramic sheet 12.

また、本発明の一実施の形態では、PETなどのフィルム11上に形成したセラミックシート12を用いたが、これに限定されるものではなく、例えばセラミック粉体と分子量が40,000以上のポリエチレン等を混練した後シート状に成形し、さらに2軸延伸して得られたセラミックシートを用いてもよい。   In the embodiment of the present invention, the ceramic sheet 12 formed on the film 11 such as PET is used. However, the present invention is not limited to this. For example, ceramic powder and polyethylene having a molecular weight of 40,000 or more are used. It is also possible to use a ceramic sheet obtained by kneading, etc., forming into a sheet shape, and further biaxially stretching.

この場合には、ポリエチレンを含むセラミックシートは接着性が低いため、上記のように内部電極パターン形状に形成した樹脂層を介して、セラミックシート上に金属薄膜を内部電極パターン形状に転写してもよい。   In this case, since the ceramic sheet containing polyethylene has low adhesiveness, even if the metal thin film is transferred to the internal electrode pattern shape on the ceramic sheet through the resin layer formed in the internal electrode pattern shape as described above. Good.

本発明にかかる内部電極パターンの形成方法は、セラミック電子部品の製造方法は、内部電極非形成部分に対応する樹脂層を用いてこの非形成部分に相当する金属薄膜を除去するという量産性の高い方法により金属薄膜の内部電極パターンを形成し、これを用いて積層セラミック電子部品を作製するので、例えば数百層という多積層の場合でも内部電極の転写を精度良く行うことができ、積層セラミック電子部品の製造等に有用である。   The internal electrode pattern forming method according to the present invention is highly mass-productive in that the ceramic electronic component manufacturing method uses a resin layer corresponding to the internal electrode non-formed portion to remove the metal thin film corresponding to the non-formed portion. The internal electrode pattern of the metal thin film is formed by the method, and the multilayer ceramic electronic component is manufactured using the metal thin film pattern. Therefore, the internal electrode can be accurately transferred even in the case of multi-layers such as several hundred layers. This is useful for manufacturing parts.

本発明の一実施の形態におけるフィルム上に形成したセラミックシートの断面図Sectional drawing of the ceramic sheet formed on the film in one embodiment of this invention 同蒸着装置の概略図Schematic diagram of the deposition equipment 同第2の支持体上に形成した樹脂層の断面図Sectional drawing of the resin layer formed on the said 2nd support body 同内部電極パターンを形成する方法を説明するための断面図Sectional drawing for demonstrating the method to form the internal electrode pattern 同内部電極パターンを形成する方法を説明するための断面図Sectional drawing for demonstrating the method to form the internal electrode pattern 同積層体の断面図Cross section of the same laminate 同積層セラミックコンデンサの一部切欠斜視図Partial cutaway perspective view of the same multilayer ceramic capacitor

符号の説明Explanation of symbols

11 PETフィルム
12 セラミックシート
21 第1の支持体
22 金属薄膜
23 真空槽
24 Arガス
25 ガスノズル
26 蒸着金属
27 Ni蒸気
28 冷却ドラム
29 巻出ロール
30 巻取ロール
31 排気管
32 第2の支持体
33 樹脂層
34 内部電極パターン
35 積層体
41 積層セラミックコンデンサ
42 誘電体層
43 内部電極
44 外部電極
DESCRIPTION OF SYMBOLS 11 PET film 12 Ceramic sheet 21 1st support body 22 Metal thin film 23 Vacuum tank 24 Ar gas 25 Gas nozzle 26 Deposition metal 27 Ni vapor 28 Cooling drum 29 Unwinding roll 30 Winding roll 31 Exhaust pipe 32 2nd support body 33 Resin layer 34 Internal electrode pattern 35 Multilayer body 41 Multilayer ceramic capacitor 42 Dielectric layer 43 Internal electrode 44 External electrode

Claims (4)

積層セラミック電子部品の内部電極パターンの形成方法であって、柱状体の集合によって形成され表面から見た形状がクラックによって微細面積に分割された金属薄膜を第1の支持体上に形成する第1の工程と、第2の支持体上に内部電極の非形成部分に対応する形状に樹脂層を形成する第2の工程と、前記第1の支持体上の金属薄膜と前記第2の支持体上の樹脂層とを金属薄膜と樹脂層とが対向するように重ね合わせて支持体ごと加圧する第3の工程と、第3の工程の加圧後に前記第2の支持体を剥離して前記樹脂層とともに内部電極の非形成部分の金属薄膜を除去する第4の工程を備えた内部電極パターンの形成方法。 A method for forming an internal electrode pattern of a multilayer ceramic electronic component, comprising : forming a metal thin film formed by a collection of columnar bodies and having a shape viewed from the surface divided into fine areas by cracks on a first support; The second step of forming a resin layer on the second support in a shape corresponding to the non-formed portion of the internal electrode, the metal thin film on the first support, and the second support A third step of superposing the upper resin layer with the metal thin film and the resin layer facing each other and pressurizing the whole support; and peeling off the second support after pressurizing the third step; A method for forming an internal electrode pattern, comprising a fourth step of removing the metal thin film on the non-formed portion of the internal electrode together with the resin layer. セラミックシートと内部電極が交互に重なるように積層する工程を含むセラミック電子部品の製造方法において、柱状体の集合によって形成され表面から見た形状がクラックによって微細面積に分割された金属薄膜を第1の支持体上に形成する第1の工程と、第2の支持体上に内部電極の非形成部分に対応する形状に樹脂層を形成する第2の工程と、前記第1の支持体上の金属薄膜と前記第2の支持体上の樹脂層とを金属薄膜と樹脂層とが対向するように重ね合わせて支持体ごと加圧する第3の工程と、第3の工程の加圧後に前記第2の支持体を剥離して前記樹脂層とともに内部電極の非形成部分の金属薄膜を除去して内部電極パターンを形成する第4の工程と、セラミックシートと前記内部電極パターンを形成した金属薄膜とを交互に積層して積層体を作製する第5の工程と、前記積層体を切断し焼成する第6の工程とを備えた積層セラミック電子部品の製造方法。 In a method for manufacturing a ceramic electronic component including a step of laminating ceramic sheets and internal electrodes alternately, a first metal thin film formed by a collection of columnar bodies and having a shape viewed from the surface divided into fine areas by cracks is first. A first step of forming a resin layer on the second support, a second step of forming a resin layer on the second support in a shape corresponding to the non-formed portion of the internal electrode, and the first support A third step in which the metal thin film and the resin layer on the second support are overlapped so that the metal thin film and the resin layer face each other and pressed together with the support; and after the pressurization in the third step, the first A fourth step of peeling the support of 2 and removing the metal thin film of the non-formed portion of the internal electrode together with the resin layer to form an internal electrode pattern, a ceramic sheet and a metal thin film having the internal electrode pattern formed thereon, Alternately stacked The a fifth step, a sixth step of the manufacturing method of a multilayer ceramic electronic component including a firing cutting the laminate to produce a laminate Te. 内部電極パターンを形成した金属薄膜とセラミックシートとを積層する第5の工程は、前記金属薄膜と前記セラミックシートとの界面に第2の樹脂層を介在させつつ積層する請求項記載の積層セラミック電子部品の製造方法。 3. The multilayer ceramic according to claim 2 , wherein the fifth step of laminating the metal thin film on which the internal electrode pattern is formed and the ceramic sheet is laminated with a second resin layer interposed at an interface between the metal thin film and the ceramic sheet. Manufacturing method of electronic components. 第2の樹脂層にはチタン酸バリウム、酸化マグネシウム、酸化アルミニウムから選ばれた1種類または2種類以上のセラミック粉末が含有されているものを用いる請求項記載の積層セラミック電子部品の製造方法。 The method for producing a multilayer ceramic electronic component according to claim 3 , wherein the second resin layer contains one or more ceramic powders selected from barium titanate, magnesium oxide, and aluminum oxide.
JP2004117600A 2004-04-13 2004-04-13 Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same Expired - Fee Related JP4449544B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004117600A JP4449544B2 (en) 2004-04-13 2004-04-13 Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004117600A JP4449544B2 (en) 2004-04-13 2004-04-13 Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same

Publications (3)

Publication Number Publication Date
JP2005303030A JP2005303030A (en) 2005-10-27
JP2005303030A5 JP2005303030A5 (en) 2007-05-24
JP4449544B2 true JP4449544B2 (en) 2010-04-14

Family

ID=35334167

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004117600A Expired - Fee Related JP4449544B2 (en) 2004-04-13 2004-04-13 Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same

Country Status (1)

Country Link
JP (1) JP4449544B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4591151B2 (en) * 2005-03-30 2010-12-01 パナソニック株式会社 Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same
JP6457628B2 (en) * 2015-03-25 2019-01-23 京セラ株式会社 Electronic components

Also Published As

Publication number Publication date
JP2005303030A (en) 2005-10-27

Similar Documents

Publication Publication Date Title
JP2003017356A (en) Laminated electronic component and method of manufacturing the same
JP5423977B2 (en) Manufacturing method of multilayer ceramic electronic component
JP4688326B2 (en) Ceramic laminate and manufacturing method thereof
JP4574267B2 (en) Manufacturing method of multilayer electronic component and multilayer electronic component
JP2009043867A (en) CERAMIC GREEN SHEET STRUCTURE AND METHOD FOR PRODUCING MULTILAYER CERAMIC ELECTRONIC COMPONENT
JP2005159056A (en) Multilayer ceramic electronic components
JP6457628B2 (en) Electronic components
CN102365694B (en) Method for manufacturing laminated ceramic electronic component
JP2010153720A (en) Method of manufacturing laminated ceramic capacitor
JP6189742B2 (en) Multilayer electronic component and manufacturing method thereof
JP4449544B2 (en) Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same
JP2012004180A (en) Manufacturing method of ceramic electronic component
JP2011134832A (en) Stacked ceramic capacitor and method of manufacturing the same
JP2002343674A (en) Manufacturing method of multilayer ceramic capacitor
JP4591151B2 (en) Method for forming internal electrode pattern and method for producing multilayer ceramic electronic component using the same
JP6306311B2 (en) Multilayer electronic components
JP2001023853A (en) Manufacturing method of multilayer ceramic capacitor
JP6117557B2 (en) Multilayer electronic components
JP2003017357A (en) Manufacturing method of multilayer ceramic electronic component
JP3538308B2 (en) Manufacturing method of multilayer ceramic electronic component
JP2005197332A (en) Manufacturing method of ceramic electronic components
JP2003197461A (en) Manufacturing method of laminated electronic components
JP3419364B2 (en) Manufacturing method of ceramic electronic components
JP2000106323A (en) Manufacturing method of multilayer ceramic capacitor
JP2005136008A (en) Manufacturing method of multilayer electronic components

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070404

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070404

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20070514

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20091120

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091225

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100105

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100118

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130205

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130205

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140205

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees