JP4550503B2 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- JP4550503B2 JP4550503B2 JP2004214136A JP2004214136A JP4550503B2 JP 4550503 B2 JP4550503 B2 JP 4550503B2 JP 2004214136 A JP2004214136 A JP 2004214136A JP 2004214136 A JP2004214136 A JP 2004214136A JP 4550503 B2 JP4550503 B2 JP 4550503B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- end side
- adhesive member
- convex portion
- conductive adhesive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/013—Manufacture or treatment of die-attach connectors
- H10W72/01308—Manufacture or treatment of die-attach connectors using permanent auxiliary members, e.g. using alignment marks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07311—Treating the bonding area before connecting, e.g. by applying flux or cleaning
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
- H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/076—Connecting or disconnecting of strap connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/076—Connecting or disconnecting of strap connectors
- H10W72/07602—Connecting or disconnecting of strap connectors using an auxiliary member
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/076—Connecting or disconnecting of strap connectors
- H10W72/07651—Connecting or disconnecting of strap connectors characterised by changes in properties of the strap connectors during connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/076—Connecting or disconnecting of strap connectors
- H10W72/07651—Connecting or disconnecting of strap connectors characterised by changes in properties of the strap connectors during connecting
- H10W72/07653—Connecting or disconnecting of strap connectors characterised by changes in properties of the strap connectors during connecting changes in shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/381—Auxiliary members
- H10W72/387—Flow barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5524—Materials of bond wires comprising metals or metalloids, e.g. silver comprising aluminium [Al]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/60—Strap connectors, e.g. thick copper clips for grounding of power devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/60—Strap connectors, e.g. thick copper clips for grounding of power devices
- H10W72/651—Materials of strap connectors
- H10W72/652—Materials of strap connectors comprising metals or metalloids, e.g. silver
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/853—On the same surface
- H10W72/871—Bond wires and strap connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/761—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors
- H10W90/766—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Die Bonding (AREA)
Description
この発明は、半導体チップ上の電極およびパッケージ外部に露出されたリードの間をフレームで接続する半導体装置に関する。 The present invention relates to a semiconductor device for connecting an electrode on a semiconductor chip and a lead exposed outside the package with a frame.
従来、半導体チップ上の電極およびリードの間の接続は、金やアルミニウムのワイヤを用いたワイヤボンディングにより行われていた。ワイヤと半導体チップ上の電極との接合およびワイヤとリードとの接合は、接続する金属をお互いに加圧し、超音波振動または熱を加え、もしくはその両方を与えて接合することにより行われる。 Conventionally, connection between electrodes and leads on a semiconductor chip has been performed by wire bonding using gold or aluminum wires. The bonding between the wire and the electrode on the semiconductor chip and the bonding between the wire and the lead are performed by pressing the metals to be connected to each other and applying ultrasonic vibration or heat, or both, and bonding.
一方、ワイヤによる接続では電気抵抗が高く、効率的な電気接続が行えていなかった。このため、ワイヤに替えて例えばクリップ状のフレームを用いて低抵抗の電気接続を得ていた。
例えば、半導体チップ(半導体ペレット)上の電極とリードとを接続する半導体パッケージ用接続導体として、帯状をなす銅または銅合金箔からなる導電性フレーム(クリップフレーム)を用いた半導体パッケージが記載されている。また、クリップフレームと半導体チップ上の電極との接合およびクリップフレームとリードとの接合に、導電性接着部材が用いられていた(例えば、特許文献1参照)。
For example, a semiconductor package using a conductive frame (clip frame) made of copper or copper alloy foil in a band shape is described as a semiconductor package connection conductor for connecting an electrode on a semiconductor chip (semiconductor pellet) and a lead. Yes. In addition, a conductive adhesive member has been used for joining the clip frame and the electrode on the semiconductor chip and joining the clip frame and the lead (for example, see Patent Document 1).
しかしながら、従来の半導体装置では、半導体チップ上の電極に設けられた導電性接着部材(例えば、Agペースト)に対して、クリップフレームを圧着したときに、導電性接着部材が半導体チップ上の電極領域から外れ、半導体チップ表面上に広がり、その結果、Agマイグレーションが生じ、クリップフレームと半導体チップの電極間の接合部分の抵抗値等の電気特性が変わってしまい、半導体装置の品質低下を招いていた。 However, in the conventional semiconductor device, when the clip frame is pressure-bonded to the conductive adhesive member (for example, Ag paste) provided on the electrode on the semiconductor chip, the conductive adhesive member becomes the electrode region on the semiconductor chip. As a result, Ag migration occurs, resulting in a change in electrical characteristics such as a resistance value of a joint portion between the clip frame and the semiconductor chip electrode, resulting in deterioration of the quality of the semiconductor device. .
また、半導体チップ上に複数の電極が互いに隣接して配置されていた場合、クリップフレームの圧着によって導電性接着部材が横に広がってしまうことにより、電極間の距離が狭くなり、電極間でショートしてしまうおそれがあった。また、半導体チップおよびクリップフレームは導電性接着部材を挟んでパッケージされるが、導電性接着部材が半導体チップの表面上に広がることにより、導電性接着部材が露出してしまう。この導電性接着部材は、金属導体である半導体チップやクリップフレームと比較して、パッケージの樹脂材との密着力が小さいため、例えば、半導体装置にリフロー等の熱処理を施した場合、半導体チップとパッケージ樹脂との界面で樹脂の剥離が生じ、この部分で耐湿性劣化が生じていた。 In addition, when a plurality of electrodes are arranged adjacent to each other on the semiconductor chip, the conductive adhesive member spreads laterally due to the crimping of the clip frame, thereby reducing the distance between the electrodes and shorting between the electrodes. There was a risk of doing so. Further, although the semiconductor chip and the clip frame are packaged with the conductive adhesive member interposed therebetween, the conductive adhesive member is exposed when the conductive adhesive member spreads on the surface of the semiconductor chip. Since this conductive adhesive member has less adhesive force with the resin material of the package than a semiconductor chip or clip frame that is a metal conductor, for example, when a heat treatment such as reflow is applied to a semiconductor device, The resin peeled off at the interface with the package resin, and the moisture resistance deteriorated at this portion.
この発明は、このような問題点を解決するためになされたものであり、半導体チップ上の電極および導電性フレームの間の導電性接着部材が広がらないように抑制し、Ag等のマイグレーションによる電気特性変化を防止することができ、パッケージの剥離を防止することができる半導体装置を提供することを目的とする。 The present invention has been made to solve such a problem, and suppresses the conductive adhesive member between the electrode on the semiconductor chip and the conductive frame from spreading, and the electric power due to the migration of Ag or the like. It is an object of the present invention to provide a semiconductor device capable of preventing a change in characteristics and preventing peeling of a package.
本発明に係る半導体装置は、半導体チップが樹脂材料のパッケージによって固定された半導体装置であって、上記半導体チップの表面上に設けられた電極、上記半導体チップの表面上であって、上記電極の外周に設けられた凸部、上記パッケージによって固定され、上記パッケージの外部に一端側が露出されたリード、一端側が該リードの他端側に接続し、他端側が上記電極に接続し、上記リードおよび上記電極の間を電気接続する導電性フレーム、およびこの導電性フレームの他端側および上記電極間であって、上記凸部に囲まれた領域に導電性接着部材を有し、上記凸部の高さは、上記凸部に囲まれた領域の体積が、上記電極および上記導電性接着部材の体積の和に相当するように形成され、上記凸部は、上記電極と同一部材で形成されていることを特徴とするものである。
このような構成により、半導体チップ上の電極および導電性フレームの間の導電性接着部材が広がらないように抑制し、Ag等のマイグレーションによる電気特性変化を防止することができ、パッケージの剥離を防止することができる。
A semiconductor device according to the present invention is a semiconductor device in which a semiconductor chip is fixed by a package of a resin material, the electrode provided on the surface of the semiconductor chip, the surface of the semiconductor chip, A convex portion provided on the outer periphery, a lead fixed by the package and having one end exposed to the outside of the package, one end connected to the other end of the lead, the other end connected to the electrode, the lead and A conductive frame that electrically connects the electrodes; and a conductive adhesive member in a region surrounded by the convex portion between the other end side of the conductive frame and the electrode, and the convex portion The height is formed such that the volume of the region surrounded by the convex portion corresponds to the sum of the volumes of the electrode and the conductive adhesive member, and the convex portion is formed of the same member as the electrode. It is characterized in that there.
With such a configuration, the conductive adhesive member between the electrode on the semiconductor chip and the conductive frame is prevented from spreading, and the change in electrical characteristics due to migration of Ag or the like can be prevented, and the peeling of the package can be prevented. can do.
また、導電性接着部材は、導電性フレームの他端側および電極間で圧着されて、上記導電性フレームの他端側および上記電極間を、凸部に囲まれた領域で接着するようにしてもよい。 Further, the conductive adhesive member is pressure-bonded between the other end side of the conductive frame and the electrode so as to bond the other end side of the conductive frame and the electrode in a region surrounded by the convex portion. Also good.
また、導電性接着部材は、銀ペーストで形成されてもよい。 Moreover, the conductive adhesive member may be formed of a silver paste.
半導体チップの表面上の凸部とは別の凸部が、リードの他端側に、上記リードの他端側および導電性フレームの一端側の間の接続領域を四方で囲って設けられ、導電性フレームの一端側および上記リードの他端側の間であって、上記別の凸部に囲われた領域に導電性接着部材を更に有してもよい。
このような構成により、半導体チップ上の電極および導電性フレームの間の導電性接着部材に加え、更にリードおよび導電性フレームの間の導電性接着部材が、広がらないように抑制し、Ag等のマイグレーションによる電気特性変化を防止することができ、パッケージの剥離を防止することができる。
A convex portion different from the convex portion on the surface of the semiconductor chip is provided on the other end side of the lead so as to surround the connection region between the other end side of the lead and the one end side of the conductive frame in four directions. A conductive adhesive member may be further provided in a region between one end side of the conductive frame and the other end side of the lead and surrounded by the another convex portion.
With such a configuration, in addition to the conductive adhesive member between the electrode on the semiconductor chip and the conductive frame, the conductive adhesive member between the lead and the conductive frame is further prevented from spreading, such as Ag. Changes in electrical characteristics due to migration can be prevented, and peeling of the package can be prevented.
この発明により、半導体チップ上の電極および導電性フレームの間の導電性接着部材が広がらないように抑制し、Ag等のマイグレーションによる電気特性変化を防止することができ、パッケージの剥離を防止することができる半導体装置を提供することができる。 According to the present invention, it is possible to prevent the conductive adhesive member between the electrode on the semiconductor chip and the conductive frame from spreading, to prevent a change in electrical characteristics due to migration of Ag or the like, and to prevent peeling of the package. A semiconductor device capable of achieving the above can be provided.
発明の実施の形態1.
本発明の実施の形態1について、図に基づいて説明する。
図1は、本発明の実施の形態1にかかる半導体装置の構成および製造工程を示す図である。
図1(a)において、ダイパッド1の周囲には複数のリード2A、2Bが設けられている。ダイパッド1の表面上に、例えば銀ペーストにより形成されたゲル状の導電性接着部材3Aをディスペンサによって塗布する。なお、導電性接着部材3Aは、ゲル状のものではなく、シート状のものを用いて構わない。なお、リード2A、2Bは、後述のパッケージによって固定され、パッケージの外部に一端側が露出される。
FIG. 1 is a diagram illustrating the configuration and manufacturing process of the semiconductor device according to the first embodiment of the present invention.
In FIG. 1A, a plurality of
次に、図1(b)において、半導体チップ4を、塗布された導電性接着部材3Aによってダイパッド1上に固定する。半導体チップ4の表面上には、例えばアルミニウムやアルミニウム合金からなる電極5A、5Bが設けられている。次に、電極5Bの外周に凸部6を電極5Bの高さよりも高く設ける。
Next, in FIG. 1B, the semiconductor chip 4 is fixed on the
次に、図1(c)において、例えばゲル状の導電性接着部材3B、3Cを、ディスペンサによって、リード2Bの他端側および電極5Bの表面上に塗布する。導電性接着部材3Cは、凸部6に囲まれた領域内に設けられる。好ましくは、凸部6に囲まれた領域の体積が、電極5Bおよび導電性接着部材3Cの体積の和に相当するようにする。このように凸部6の高さを設定すれば、後述のように、導電性接着部材3Cが電極5B及び導電性フレーム8の他端側の間で圧着されたとき、導電性接着部材3Cが凸部6に囲われた領域外に広がらない。
Next, in FIG. 1C, for example, gel-like conductive
次に、図1(d)において、電極5Aおよびリード2A間を例えば金のワイヤ7を用い、ワイヤボンディングによって電気接続する。また、電極5Bおよびリード2Bの間を、帯板状の銅または銅合金箔等からなる導電性フレーム8で電気接続する。具体的には、導電性フレーム8の一端側はリード2Bの他端側に接続し、導電性フレーム8の他端側は電極5Bに接続し、リード2Bおよび電極5Bの間を電気接続する。また、このとき、導電性接着部材3Cは、導電性フレーム8の他端側および電極5B間であって、凸部6に囲まれた領域に設けられている。また、導電性接着部材3Cは、導電性フレーム8の他端および電極5B間で圧着されて、導電性フレーム8の他端側および電極5Bの間を凸部6に囲まれた領域で接着している。このとき、凸部6に囲まれた領域の体積が、電極5Bおよび導電性接着部材3Cの体積の和に相当するようにされているので、導電性接着部材3Cが電極5B及び導電性フレーム8の他端側の間で圧着されたとき、導電性接着部材3Cが凸部6に囲われた領域外に広がらない。
Next, in FIG. 1D, the electrode 5A and the lead 2A are electrically connected by wire bonding using, for example, a
次に、図1(e)において、半導体チップ4等の部材を樹脂材料のパッケージ9によって、パッケージ9の外部にリード2A、2Bの一端側が露出されるように固定する。
このような製造工程を経て、本発明の実施の形態1に係る半導体装置を得ることができる。
すなわち、本発明の実施の形態1に係る半導体装置は、半導体チップ4が樹脂材料のパッケージ9によって固定された半導体装置であって、半導体チップ4の表面上に設けられた電極5B、半導体チップ4の表面上であって、電極5Bの外周に設けられた凸部6、パッケージ9によって固定され、パッケージ9の外部に一端側が露出されたリード2B、一端側がリード2Bの他端側に接続し、他端側が電極5Bに接続し、リード2Bおよび電極5Bの間を電気接続する導電性フレーム8、および導電性フレーム8の他端側および電極5B間であって、凸部6に囲まれた領域に導電性接着部材3Cを有している。
Next, in FIG. 1E, a member such as the semiconductor chip 4 is fixed by a
Through such a manufacturing process, the semiconductor device according to
That is, the semiconductor device according to the first embodiment of the present invention is a semiconductor device in which the semiconductor chip 4 is fixed by the
このような構成により、半導体チップ上の電極および導電性フレームの間の導電性接着部材が広がらないように抑制し、Ag等のマイグレーションによる電気特性変化を防止することができ、パッケージの剥離を防止することができる。
また、更に、導電性接着部材が半導体チップ表面上に広がらないように抑制することにより、半導体チップ4上で電極5Bとこれに隣接する電極5Aとのショートを防止することができる。
With such a configuration, the conductive adhesive member between the electrode on the semiconductor chip and the conductive frame is prevented from spreading, and the change in electrical characteristics due to migration of Ag or the like can be prevented, and the peeling of the package can be prevented. can do.
Further, by suppressing the conductive adhesive member from spreading on the surface of the semiconductor chip, it is possible to prevent a short circuit between the electrode 5B and the electrode 5A adjacent thereto on the semiconductor chip 4.
また、凸部6の高さを、凸部6に囲まれた領域の体積が電極5Bおよび導電性接着部材3Cの体積の和に相当するように形成すれば、導電性接着部材3Cが電極5B及び導電性フレーム8の他端側の間で圧着されたとき、凸部6および導電性接着部材3Cの表面の高さが略同一となり、導電性接着部材3Cが電極5Bおよび導電性フレーム8の他端側の間を確実に電気接続しながら、導電性接着部材3Cが凸部6に囲われた領域外に広がらないように抑制できる。
Further, if the height of the
また、凸部6は、電極5Bと同一部材で形成されてもよく、これにより、製造工程の短縮化を図ることができる。
Moreover, the
発明の実施の形態2.
本発明の実施の形態2について、図に基づいて説明する。
図2は、本発明の実施の形態2にかかる半導体装置の構成および製造工程を示す図である。
図2(a)〜(e)において、図1(a)〜(e)と相違する部分について、説明する。すなわち、図2(b)において、図1(b)で電極5Bの外周に設けるのと同様に、リード2Bの他端側にも、リード2Bの他端側および導電性フレーム8の一端側の間の接続領域を四方で囲って凸部6Aを更に設ける。次に、図2(c)において、ゲル状の導電性接着部材3Dをディスペンサによって塗布する。次に、図2(d)において、導電性フレーム8の一端側を、導電性接着部材3Dを介してリード2Bに、他端側を、導電性接着部材3Cを介して電極5Bに接続する。
このような製造工程を経て、本発明の実施の形態2に係る半導体装置を得ることができる。
A second embodiment of the present invention will be described with reference to the drawings.
FIG. 2 is a diagram illustrating the configuration and manufacturing process of the semiconductor device according to the second embodiment of the present invention.
2 (a) to 2 (e), portions different from those in FIGS. 1 (a) to 1 (e) will be described. That is, in FIG. 2B, the other end side of the lead 2B and the other end side of the lead 2B and the one end side of the
Through such a manufacturing process, the semiconductor device according to
すなわち、本発明の実施の形態2に係る半導体装置は、半導体チップ4の表面上の凸部6とは別の凸部6Aが、リード2Bの他端側に、リード2Bの他端側および導電性フレーム8の一端側の間の接続領域を四方で囲って設けられ、導電性フレーム8の一端側およびリード2Bの他端側の間であって、別の凸部6Aに囲われた領域に導電性接着部材3Dを更に有するものである。
このような構成により、半導体チップ上の電極および導電性フレームの間の導電性接着部材に加え、更にリードおよび導電性フレームの間の導電性接着部材が、広がらないように抑制し、Ag等のマイグレーションによる電気特性変化を防止することができ、パッケージの剥離を防止することができる。
That is, in the semiconductor device according to the second embodiment of the present invention, the
With such a configuration, in addition to the conductive adhesive member between the electrode on the semiconductor chip and the conductive frame, the conductive adhesive member between the lead and the conductive frame is further prevented from spreading, such as Ag. Changes in electrical characteristics due to migration can be prevented, and peeling of the package can be prevented.
1 ダイパッド、 2A、2B リード、 3A、3B、3C、3D 導電性接着部材、 4 半導体チップ、 5A、5B 電極、 6、6A 凸部、7 ワイヤ、 8導電性フレーム、 9 パッケージ。 1 die pad, 2A, 2B lead, 3A, 3B, 3C, 3D conductive adhesive member, 4 semiconductor chip, 5A, 5B electrode, 6, 6A convex portion, 7 wire, 8 conductive frame, 9 package.
Claims (4)
上記半導体チップの表面上に設けられた電極、
上記半導体チップの表面上であって、上記電極の外周に設けられた凸部、
上記パッケージによって固定され、上記パッケージの外部に一端側が露出されたリード、
一端側が該リードの他端側に接続し、他端側が上記電極に接続し、上記リードおよび上
記電極の間を電気接続する導電性フレーム、
および
この導電性フレームの他端側および上記電極間であって、上記凸部に囲まれた領域に導
電性接着部材を有し、
上記凸部の高さは、上記凸部に囲まれた領域の体積が、上記電極および上記導電性接着部材の体積の和に相当するように形成され、
上記凸部は、上記電極と同一部材で形成されていることを特徴とする半導体装置。 A semiconductor device in which a semiconductor chip is fixed by a resin material package,
Electrodes provided on the surface of the semiconductor chip,
On the surface of the semiconductor chip, a protrusion provided on the outer periphery of the electrode,
A lead fixed by the package and having one end exposed to the outside of the package;
One end side is connected to the other end side of the lead, the other end side is connected to the electrode, and a conductive frame electrically connecting the lead and the electrode,
And a between the other end and the electrode of the conductive frame, it has a conductive adhesive member in a region surrounded by the convex portion,
The height of the convex portion is formed so that the volume of the region surrounded by the convex portion corresponds to the sum of the volumes of the electrode and the conductive adhesive member,
The semiconductor device is characterized in that the convex portion is formed of the same member as the electrode .
導電性フレームの一端側および上記リードの他端側の間であって、上記別の凸部に囲われた領域に導電性接着部材を更に有することを特徴とする請求項1〜3のいずれか1項に記載の半導体装置。 A convex portion different from the convex portion on the surface of the semiconductor chip is provided on the other end side of the lead so as to surround the connection region between the other end side of the lead and the one end side of the conductive frame in four directions,
4. The method according to claim 1, further comprising a conductive adhesive member in a region between one end side of the conductive frame and the other end side of the lead and surrounded by the another convex portion . 2. A semiconductor device according to item 1 .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004214136A JP4550503B2 (en) | 2004-07-22 | 2004-07-22 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004214136A JP4550503B2 (en) | 2004-07-22 | 2004-07-22 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006040928A JP2006040928A (en) | 2006-02-09 |
| JP4550503B2 true JP4550503B2 (en) | 2010-09-22 |
Family
ID=35905653
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004214136A Expired - Fee Related JP4550503B2 (en) | 2004-07-22 | 2004-07-22 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4550503B2 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6043049B2 (en) * | 2011-03-30 | 2016-12-14 | 株式会社東芝 | Semiconductor device mounting structure and semiconductor device mounting method |
| JP2013143552A (en) * | 2012-01-12 | 2013-07-22 | Mitsubishi Electric Corp | Semiconductor device |
| KR200478914Y1 (en) * | 2015-04-23 | 2015-12-03 | 제엠제코(주) | Semiconductor package |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01135737U (en) * | 1988-03-09 | 1989-09-18 | ||
| JP3314768B2 (en) * | 1999-10-26 | 2002-08-12 | サンケン電気株式会社 | Semiconductor device and manufacturing method thereof |
| JP2003115512A (en) * | 2001-10-03 | 2003-04-18 | Sanyo Electric Co Ltd | Semiconductor device |
| JP2003234382A (en) * | 2002-02-06 | 2003-08-22 | Shindengen Electric Mfg Co Ltd | Semiconductor device |
-
2004
- 2004-07-22 JP JP2004214136A patent/JP4550503B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006040928A (en) | 2006-02-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2840316B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP6433590B2 (en) | Power semiconductor device manufacturing method and power semiconductor device | |
| JP2001024135A (en) | Method for manufacturing semiconductor device | |
| JP5271778B2 (en) | Manufacturing method of semiconductor device | |
| JP2018517302A (en) | Lead frame with conductive clip for attaching semiconductor die while reducing clip shift | |
| JP2001015541A (en) | Semiconductor device and method of manufacturing semiconductor device | |
| JPWO2017187998A1 (en) | Semiconductor device | |
| JP3753426B2 (en) | Ultrasonic bonding tool and method for manufacturing semiconductor device using ultrasonic bonding tool | |
| JP4486451B2 (en) | LIGHT EMITTING DEVICE, LEAD FRAME USED FOR THE LIGHT EMITTING DEVICE, AND LEAD FRAME MANUFACTURING METHOD | |
| JP2000003988A (en) | Lead frame and semiconductor device | |
| JP2003045920A (en) | Power semiconductor device and method for manufacturing the same | |
| JP3947750B2 (en) | Semiconductor device manufacturing method and semiconductor device | |
| JP5553766B2 (en) | Semiconductor device and manufacturing method thereof | |
| CN101800206B (en) | Semiconductor packaging structure and packaging method thereof | |
| JP4550503B2 (en) | Semiconductor device | |
| JP3129169B2 (en) | Semiconductor device and manufacturing method thereof | |
| CN103633050A (en) | Chip, chip packaging structure and chip welding method | |
| JP4327636B2 (en) | Semiconductor device and assembly method thereof | |
| JP2013102233A (en) | Semiconductor device | |
| CN109545697B (en) | Semiconductor packaging method and semiconductor packaging structure | |
| JP2003234382A (en) | Semiconductor device | |
| JP3923379B2 (en) | Semiconductor device | |
| CN219372674U (en) | Bonding pad for electronic element, circuit board assembly and electronic equipment | |
| EP4611023A1 (en) | Method of manufacturing semiconductor devices and corresponding device | |
| JPH08139241A (en) | Lead frame and semiconductor integrated circuit device using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070618 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071129 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100427 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100602 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100706 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100708 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130716 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |