Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4829161B2 - Manufacturing method of semiconductor device - Google Patents
[go: Go Back, main page]

JP4829161B2 - Manufacturing method of semiconductor device - Google Patents

Manufacturing method of semiconductor device Download PDF

Info

Publication number
JP4829161B2
JP4829161B2 JP2007090448A JP2007090448A JP4829161B2 JP 4829161 B2 JP4829161 B2 JP 4829161B2 JP 2007090448 A JP2007090448 A JP 2007090448A JP 2007090448 A JP2007090448 A JP 2007090448A JP 4829161 B2 JP4829161 B2 JP 4829161B2
Authority
JP
Japan
Prior art keywords
semiconductor wafer
support substrate
adhesive
semiconductor device
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007090448A
Other languages
Japanese (ja)
Other versions
JP2008251781A (en
Inventor
謙二 渕之上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lapis Semiconductor Co Ltd
Original Assignee
Oki Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Semiconductor Co Ltd filed Critical Oki Semiconductor Co Ltd
Priority to JP2007090448A priority Critical patent/JP4829161B2/en
Publication of JP2008251781A publication Critical patent/JP2008251781A/en
Application granted granted Critical
Publication of JP4829161B2 publication Critical patent/JP4829161B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Dicing (AREA)

Description

本発明は支持基板を用いた半導体装置の製造方法に関し、特にChip Size Package(CSP)と称される薄型半導体装置の製造方法に関するものである。   The present invention relates to a method for manufacturing a semiconductor device using a support substrate, and more particularly to a method for manufacturing a thin semiconductor device called a Chip Size Package (CSP).

従来の半導体装置であり、CSPと称される薄型半導体装置について図4を用いて説明する。   A thin semiconductor device called a CSP, which is a conventional semiconductor device, will be described with reference to FIG.

CSP型半導体装置は半導体チップ31、封止樹脂32、端子33からなる。半導体チップ31の主表面には回路が形成されている(図示せず)。封止樹脂32は、その半導体チップ31の回路形成面のみを覆っている。そして、端子33は半導体チップ31に形成された回路と電気的に接続されており、封止樹脂32を貫通して封止樹脂32から露出している。   The CSP type semiconductor device includes a semiconductor chip 31, a sealing resin 32, and a terminal 33. A circuit is formed on the main surface of the semiconductor chip 31 (not shown). The sealing resin 32 covers only the circuit formation surface of the semiconductor chip 31. The terminal 33 is electrically connected to a circuit formed on the semiconductor chip 31 and penetrates the sealing resin 32 and is exposed from the sealing resin 32.

CSP型半導体装置は、上記のような構造を有する。したがって、半導体チップ全体を樹脂で覆うタイプの半導体装置に比べて、半導体装置そのものを小型化・薄型化できる利点がある。   The CSP type semiconductor device has the above structure. Therefore, there is an advantage that the semiconductor device itself can be reduced in size and thickness as compared with a semiconductor device in which the entire semiconductor chip is covered with resin.

従来のCSP型半導体装置は、半導体ウェハの主表面に回路を形成し、回路と電気的に接続された端子を形成し、端子の一部を露出するように半導体ウェハの主表面を封止樹脂で覆い、最後に半導体ウェハを分割し、これを半導体チップに個片化して製造する。   A conventional CSP type semiconductor device forms a circuit on the main surface of a semiconductor wafer, forms a terminal electrically connected to the circuit, and seals the main surface of the semiconductor wafer to expose a part of the terminal. And finally, the semiconductor wafer is divided, and this is divided into semiconductor chips and manufactured.

従来のCSP型半導体装置の製造方法としては、下記特許文献1に開示されたものがある。また、支持基板を用いた半導体装置の製造方法としては、下記特許文献2に開示されたものがある。   As a conventional method for manufacturing a CSP type semiconductor device, there is one disclosed in Patent Document 1 below. Further, as a method for manufacturing a semiconductor device using a support substrate, there is one disclosed in Patent Document 2 below.

特開2006―140304号公報JP 2006-140304 A 特開平5―160090号公報JP-A-5-160090

従来のCSP型半導体装置を製造する際、半導体ウェハと封止樹脂とは膨張率が異なる。この膨張率の差に起因して、半導体ウェハと封止樹脂との間に応力が発生する。これにより、半導体ウェハ全体が反るように湾曲・変形する問題が生じる。もっとも、かかる問題は、図4に示すように半導体ウェハを分割して半導体チップにした後は、半導体装置のサイズが小さくなるためあまり重要ではない。しかし、半導体チップがまだ分割されておらず、半導体ウェハの状態である製造工程においてはこの問題を無視できない。   When a conventional CSP type semiconductor device is manufactured, the expansion coefficient differs between the semiconductor wafer and the sealing resin. Due to this difference in expansion coefficient, stress is generated between the semiconductor wafer and the sealing resin. As a result, there arises a problem that the entire semiconductor wafer is bent and deformed so as to be warped. However, such a problem is not so important after the semiconductor wafer is divided into semiconductor chips as shown in FIG. 4 because the size of the semiconductor device is reduced. However, this problem cannot be ignored in the manufacturing process in which the semiconductor chip is not yet divided and is in the state of a semiconductor wafer.

本発明の課題は、上記問題点を解決して、変形の少ないCSP型半導体装置の製造方法を提供することにある。
An object of the present invention is to solve the above problems and provide a method for manufacturing a CSP type semiconductor device with little deformation.

かかる問題を解決するため、本発明に係る実施例1のCSP型半導体装置の製造方法は、主表面に回路を形成した半導体ウェハの主表面に、接着剤を介して第1支持基板を接着し、第1支持基板を接着した状態で、半導体ウェハの裏面を切削し、半導体ウェハの切削した裏面に第2支持基板を接着し、接着剤が残存するように、第1支持基板を半導体ウェハから剥離し、接着剤を貫通して回路と電気的に接続された端子を形成し、接着剤の表面に、接着剤に接着され得て且つ端子の一部を露出する絶縁膜を形成し、第2支持基板を半導体ウェハから剥離後、半導体ウェハ、接着剤、絶縁膜をそれぞれ切断し、個片化する。 In order to solve such a problem, the manufacturing method of the CSP type semiconductor device according to the first embodiment of the present invention adheres the first support substrate to the main surface of the semiconductor wafer on which the circuit is formed on the main surface via an adhesive. With the first support substrate bonded, the back surface of the semiconductor wafer is cut, the second support substrate is bonded to the cut back surface of the semiconductor wafer, and the first support substrate is removed from the semiconductor wafer so that the adhesive remains. Forming a terminal electrically connected to the circuit through the adhesive, and forming an insulating film on the surface of the adhesive that can be bonded to the adhesive and exposes a part of the terminal; 2 After the support substrate is peeled from the semiconductor wafer, the semiconductor wafer, the adhesive, and the insulating film are cut into individual pieces.

本発明に係る実施例1の半導体装置の製造方法は、半導体装置の製造工程に支持基板を用いることによって、半導体ウェハの湾曲・変形を低減できる。また、半導体ウェハを安定して切削できるので、半導体装置を容易に薄型化することができる。   The method for manufacturing a semiconductor device according to the first embodiment of the present invention can reduce the bending and deformation of a semiconductor wafer by using a support substrate in the manufacturing process of the semiconductor device. In addition, since the semiconductor wafer can be cut stably, the semiconductor device can be easily thinned.

以下、この発明の最良の形態を示す実施例について、図面を用いて説明する。尚、図中、各構成成分の大きさ、形状、配置関係は、この発明が理解できる程度に概略的に示してあるにすぎない。また、同一の構成要素は各実施例に共通の同一の記号を付与し、重複した説明を省略する。   Hereinafter, embodiments showing the best mode of the present invention will be described with reference to the drawings. In the drawing, the size, shape, and arrangement relationship of each component are only shown schematically to the extent that the present invention can be understood. In addition, the same constituent elements are given the same symbols common to the respective embodiments, and redundant description is omitted.

図1及び図2は、本発明に係る実施例1の半導体装置の製造方法に関する工程図である。図1及び図2を用いて、本発明の実施例1について説明する。
まず、主表面に回路(図示せず)を形成した半導体ウェハ1の主表面に接着剤2を塗布する。そして、接着剤2を介して支持基板3を半導体ウェハ1の主表面に接着する(図1・A)。
1 and 2 are process diagrams relating to a method of manufacturing a semiconductor device of Example 1 according to the present invention. A first embodiment of the present invention will be described with reference to FIGS.
First, the adhesive 2 is applied to the main surface of the semiconductor wafer 1 on which a circuit (not shown) is formed on the main surface. Then, the support substrate 3 is bonded to the main surface of the semiconductor wafer 1 through the adhesive 2 (FIG. 1A).

次に、支持基板3を主表面に接着した状態で、半導体ウェハ1の裏面を切削する(図1・B)。   Next, the back surface of the semiconductor wafer 1 is cut with the support substrate 3 adhered to the main surface (FIG. 1B).

そして、半導体ウェハ1の切削した裏面に接着剤4を塗布する。さらに、接着剤4を介して支持基板5を半導体ウェハ1の裏面に接着する(図1・C)。
Then, an adhesive 4 is applied to the cut back surface of the semiconductor wafer 1. Further, the support substrate 5 is bonded to the back surface of the semiconductor wafer 1 through the adhesive 4 (FIG. 1C).

その後、支持基板3を半導体ウェハ1から、接着剤2が残存するように剥離する(図1・D)。   Thereafter, the support substrate 3 is peeled off from the semiconductor wafer 1 so that the adhesive 2 remains (FIG. 1D).

続いて、残存した接着剤2にエッチングやレーザー等を用いた加工処理によってスルーホール6を開口する。このとき実施例1では、スルーホールを開口した接着剤2をレジストとして、半導体ウェハ1に対してさらに処理を行うことができる(図2・A)。   Subsequently, the through hole 6 is opened in the remaining adhesive 2 by processing using etching, laser, or the like. At this time, in Example 1, the semiconductor wafer 1 can be further processed using the adhesive 2 having a through hole as a resist (FIG. 2A).

そして、スルーホール6を介して半導体ウェハ1の主表面に形成した回路と電気的に接続された端子7を形成する(図2・B)。   Then, a terminal 7 electrically connected to a circuit formed on the main surface of the semiconductor wafer 1 through the through hole 6 is formed (FIG. 2B).

さらに、端子7の一部を露出する絶縁膜8を、接着剤2の表面に形成する(図2・C)。絶縁膜8の材質としては、絶縁性が高く低粘度で、接着剤2との親和性・接着性が高い材質が望ましい。具体的には、エポキシ系樹脂、シリコーン系樹脂、ポリイミド等を用いることができる。   Further, an insulating film 8 exposing a part of the terminal 7 is formed on the surface of the adhesive 2 (FIG. 2C). As a material of the insulating film 8, a material having high insulation and low viscosity and high affinity and adhesiveness with the adhesive 2 is desirable. Specifically, an epoxy resin, a silicone resin, polyimide, or the like can be used.

そして、半導体ウェハ1の裏面に接着した支持基板5を剥離し、半導体ウェハ1の裏面に塗布した接着剤4も除去する(図2・D)。   Then, the support substrate 5 adhered to the back surface of the semiconductor wafer 1 is peeled off, and the adhesive 4 applied to the back surface of the semiconductor wafer 1 is also removed (FIG. 2D).

最後に、半導体ウェハ1を接着剤2、絶縁膜8と共に切断し、半導体チップ9を有する半導体装置10を形成する(図2・E)。   Finally, the semiconductor wafer 1 is cut together with the adhesive 2 and the insulating film 8 to form the semiconductor device 10 having the semiconductor chip 9 (FIG. 2E).

なお、図2・Dにおける支持基板5の剥離を行わず、支持基板5を接着したまま半導体ウェハ1の切断を行ってもよい。このときは、半導体ウェハ1の切断後に支持基板5を剥離する。   2D, the semiconductor wafer 1 may be cut while the support substrate 5 is bonded without peeling off the support substrate 5. At this time, the support substrate 5 is peeled after the semiconductor wafer 1 is cut.

支持基板5の剥離を半導体ウェハ1の切断前に行えば、剥離を半導体チップ9ごとに行う必要がないので、剥離が容易に行える。また、支持基板5の剥離を半導体ウェハ1の切断後に行えば、切断が容易に行える。   If the support substrate 5 is peeled before the semiconductor wafer 1 is cut, it is not necessary to peel the semiconductor substrate 9 for each semiconductor chip 9, so that the peeling can be easily performed. Further, if the support substrate 5 is peeled after the semiconductor wafer 1 is cut, the cutting can be easily performed.

本発明に係る実施例1の半導体装置の製造方法は、半導体ウェハの切断直前まで半導体ウェハのどちらか一方の面に支持基板を有する。したがって、半導体装置の製造工程における半導体ウェハの湾曲・変形を低減できる。また、搬送その他のウェハの取り扱いを容易に行うことができる。さらに、半導体ウェハを安定して切削できるので、半導体装置を容易に薄型化することができる。   The manufacturing method of the semiconductor device according to the first embodiment of the present invention has a support substrate on either side of the semiconductor wafer until just before the cutting of the semiconductor wafer. Therefore, the bending / deformation of the semiconductor wafer in the manufacturing process of the semiconductor device can be reduced. In addition, it is possible to easily carry wafers and other wafers. Furthermore, since the semiconductor wafer can be cut stably, the semiconductor device can be easily thinned.

図2は、本発明に係る実施例2の半導体装置の製造方法に関する工程図である。図2を用いて、本発明の実施例2について説明する。
本発明の実施例2は、半導体ウェハ1の裏面を切削後、支持基板2を接着するまで(図1・C)は実施例1と同様である。したがって、本発明の実施例2は、それ以降の工程について説明する。
FIG. 2 is a process diagram relating to the method for manufacturing a semiconductor device of Example 2 according to the present invention. A second embodiment of the present invention will be described with reference to FIG.
Example 2 of the present invention is the same as Example 1 until the support substrate 2 is bonded after cutting the back surface of the semiconductor wafer 1 (FIG. 1C). Therefore, Example 2 of this invention demonstrates the process after it.

裏面を切削した半導体ウェハ1半導体ウェハ1から、支持基板3を剥離する。このとき、実施例1と異なり接着剤2を除去する(図3・A)。   Semiconductor wafer 1 whose back surface is cut The support substrate 3 is peeled from the semiconductor wafer 1. At this time, unlike the first embodiment, the adhesive 2 is removed (FIG. 3A).

続いて、半導体ウェハ1の主表面に形成した回路と電気的に接続された端子7を形成する(図3・B)。   Subsequently, the terminal 7 electrically connected to the circuit formed on the main surface of the semiconductor wafer 1 is formed (FIG. 3B).

さらに、端子7の一部を露出するポリイミド等の絶縁膜8を、接着剤2の表面に形成する(図3・C)。   Further, an insulating film 8 such as polyimide exposing a part of the terminal 7 is formed on the surface of the adhesive 2 (FIG. 3C).

そして、半導体ウェハ1の裏面に接着した支持基板5を剥離し、半導体ウェハ1の裏面に塗布した接着剤4も除去する(図3・D)。   Then, the support substrate 5 adhered to the back surface of the semiconductor wafer 1 is peeled off, and the adhesive 4 applied to the back surface of the semiconductor wafer 1 is also removed (FIG. 3D).

最後に、半導体ウェハ1を絶縁膜8と共に切断し、半導体チップ9を有する半導体装置10を形成する(図3・E)。   Finally, the semiconductor wafer 1 is cut together with the insulating film 8 to form the semiconductor device 10 having the semiconductor chip 9 (FIG. 3E).

なお、図3・Dにおける支持基板5の剥離を行わず、支持基板5を接着したまま半導体ウェハ1の切断を行ってもよい。このときは、半導体ウェハ1の切断後に支持基板5を剥離する。   Note that the semiconductor wafer 1 may be cut while the support substrate 5 is bonded without peeling off the support substrate 5 in FIG. At this time, the support substrate 5 is peeled after the semiconductor wafer 1 is cut.

支持基板5の剥離を半導体ウェハ1の切断前に行えば、剥離を半導体チップ9ごとに行う必要がないので、剥離が容易に行える。また、支持基板5の剥離を半導体ウェハ1の切断後に行えば、切断が容易に行える。   If the support substrate 5 is peeled before the semiconductor wafer 1 is cut, it is not necessary to peel the semiconductor substrate 9 for each semiconductor chip 9, so that the peeling can be easily performed. Further, if the support substrate 5 is peeled after the semiconductor wafer 1 is cut, the cutting can be easily performed.

本発明に係る実施例2の半導体装置の製造方法は、以上のような工程を有するので、実施例1と同様の効果を奏する。さらに、接着剤の塗布やスルーホールを形成する工程を省略することができる。   Since the manufacturing method of the semiconductor device of Example 2 according to the present invention includes the steps as described above, the same effects as those of Example 1 are obtained. Furthermore, the step of applying an adhesive and forming a through hole can be omitted.

本発明に係る半導体装置の製造方法を示す実施例1の工程図である。It is process drawing of Example 1 which shows the manufacturing method of the semiconductor device which concerns on this invention. 本発明に係る半導体装置の製造方法を示す実施例1の工程図である。It is process drawing of Example 1 which shows the manufacturing method of the semiconductor device which concerns on this invention. 本発明に係る半導体装置の製造方法を示す実施例2の工程図である。It is process drawing of Example 2 which shows the manufacturing method of the semiconductor device which concerns on this invention. 従来の半導体装置の断面図である。It is sectional drawing of the conventional semiconductor device.

符号の説明Explanation of symbols

1:半導体ウェハ
2,4:接着剤
3,5:支持基板
6:スルーホール
7:端子
8:絶縁膜
9:半導体チップ
1: Semiconductor wafer 2, 4: Adhesive 3, 5: Support substrate 6: Through hole 7: Terminal 8: Insulating film 9: Semiconductor chip

Claims (1)

半導体ウェハと前記半導体ウェハの回路形成面を覆う絶縁膜と、前記絶縁膜を貫通して前記回路形成面に形成された回路に電気的に接続された端子と、を含むCSP型半導体装置の製造方法であって、
前記半導体ウェハの前記回路形成面に、接着剤を介して第1支持基板を接着する工程と、
前記第1支持基板を接着した状態で、前記半導体ウェハの裏面を切削する工程と、
前記半導体ウェハの切削した前記裏面に第2支持基板を接着する工程と、
前記接着剤が残存するように、前記第1支持基板を前記半導体ウェハから剥離する工程と、
前記接着剤を貫通して前記回路と電気的に接続された前記端子を形成する工程と、
前記接着剤の表面に、前記接着剤に接着され得て且つ前記端子の一部を露出する前記絶縁膜を形成する工程と、
前記第2支持基板を前記半導体ウェハから剥離後、若しくは前記第2支持基板を前記半導体ウェハから剥離前に、前記半導体ウェハ、前記接着剤、前記絶縁膜をそれぞれ切断し、個片化する工程とを有することを特徴とするCSP型半導体装置の製造方法。
Manufacturing of a CSP type semiconductor device comprising: a semiconductor wafer; an insulating film covering a circuit forming surface of the semiconductor wafer; and a terminal penetrating the insulating film and electrically connected to a circuit formed on the circuit forming surface. A method,
To the circuit formation surface of the semiconductor wafer, a step of bonding a first supporting substrate through an adhesive,
Cutting the back surface of the semiconductor wafer with the first support substrate adhered;
Adhering a second support substrate to the cut back surface of the semiconductor wafer;
Peeling the first support substrate from the semiconductor wafer such that the adhesive remains;
A step of forming the circuit electrically connected to said terminals through said adhesive,
On the surface of the adhesive, the step of forming the insulating film to expose a portion of the bonded obtained and the terminal to the adhesive,
Cutting the semiconductor wafer, the adhesive, and the insulating film into individual pieces after peeling the second support substrate from the semiconductor wafer or before peeling the second support substrate from the semiconductor wafer; A method of manufacturing a CSP type semiconductor device, comprising:
JP2007090448A 2007-03-30 2007-03-30 Manufacturing method of semiconductor device Expired - Fee Related JP4829161B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007090448A JP4829161B2 (en) 2007-03-30 2007-03-30 Manufacturing method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007090448A JP4829161B2 (en) 2007-03-30 2007-03-30 Manufacturing method of semiconductor device

Publications (2)

Publication Number Publication Date
JP2008251781A JP2008251781A (en) 2008-10-16
JP4829161B2 true JP4829161B2 (en) 2011-12-07

Family

ID=39976389

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007090448A Expired - Fee Related JP4829161B2 (en) 2007-03-30 2007-03-30 Manufacturing method of semiconductor device

Country Status (1)

Country Link
JP (1) JP4829161B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102281480B1 (en) * 2017-05-24 2021-07-26 후지필름 가부시키가이샤 Method for manufacturing target member and laminate

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001196404A (en) * 2000-01-11 2001-07-19 Fujitsu Ltd Semiconductor device and manufacturing method thereof
JP3757172B2 (en) * 2002-01-31 2006-03-22 富士通株式会社 Semiconductor device and manufacturing method thereof
JP3798760B2 (en) * 2003-04-21 2006-07-19 株式會社塩山製作所 Method for forming semiconductor wafer

Also Published As

Publication number Publication date
JP2008251781A (en) 2008-10-16

Similar Documents

Publication Publication Date Title
JP2010118373A (en) Manufacturing method of semiconductor device
JP5232185B2 (en) Manufacturing method of semiconductor device
JP2007317822A (en) Substrate processing method and semiconductor device manufacturing method
JP2016092197A (en) Semiconductor device and semiconductor device manufacturing method
US10504857B2 (en) Semiconductor package structure for improving die warpage and manufacturing method thereof
US9455159B2 (en) Fabrication method of packaging substrate
JP2006222164A (en) Semiconductor device and manufacturing method thereof
JPH1012773A (en) Resin-sealed semiconductor device and method of manufacturing the same
TWI685935B (en) Semiconductor device and method of manufacturing semiconductor device
JP2002270720A (en) Semiconductor device and method of manufacturing the same
WO2009122911A1 (en) Semiconductor module, method for manufacturing semiconductor module and portable apparatus
JP2007184414A (en) Semiconductor device mounting substrate, semiconductor device and electronic apparatus
JP4829161B2 (en) Manufacturing method of semiconductor device
JP3706573B2 (en) Semiconductor package and semiconductor package manufacturing method
JP5003023B2 (en) Substrate processing method and semiconductor device manufacturing method
JP2925960B2 (en) Method for manufacturing semiconductor device
JP2019016647A (en) Temporary fixing method for fan-out wafer level package
JP4485210B2 (en) Semiconductor device, electronic device, method for manufacturing semiconductor device, and method for manufacturing electronic device
JP5383464B2 (en) Semiconductor device and manufacturing method thereof
JP4862986B2 (en) Manufacturing method of semiconductor device
JP2001035866A (en) Manufacturing method of chip-type electronic components
JP2010232292A (en) Semiconductor device manufacturing method and semiconductor device
JP2018182095A (en) Semiconductor device and method of manufacturing the same
JP2012084784A (en) Semiconductor device manufacturing method, die-bonding film used therefor and semiconductor device using die-bonding film
US8372691B2 (en) Method of manufacturing semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080926

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20090114

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20100730

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110311

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110322

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110520

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110913

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110915

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140922

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees