JP5040746B2 - 電子部品及びその製造方法 - Google Patents
電子部品及びその製造方法 Download PDFInfo
- Publication number
- JP5040746B2 JP5040746B2 JP2008065926A JP2008065926A JP5040746B2 JP 5040746 B2 JP5040746 B2 JP 5040746B2 JP 2008065926 A JP2008065926 A JP 2008065926A JP 2008065926 A JP2008065926 A JP 2008065926A JP 5040746 B2 JP5040746 B2 JP 5040746B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- electronic component
- substrate
- electrode pad
- solder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
- B23K1/0016—Soldering of electronic components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09418—Special orientation of pads, lands or terminals of component, e.g. radial or polygonal orientation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09427—Special relation between the location or dimension of a pad or land and the location or dimension of a terminal
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0465—Shape of solder, e.g. differing from spherical shape, different shapes due to different solder pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/251—Materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/921—Structures or relative sizes of bond pads
- H10W72/923—Bond pads having multiple stacked layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/944—Dispositions of multiple bond pads
- H10W72/9445—Top-view layouts, e.g. mirror arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49149—Assembling terminal to base by metal fusion bonding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49151—Assembling terminal to base by deforming or shaping
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mechanical Engineering (AREA)
- Wire Bonding (AREA)
Description
図8は本発明の第二実施形態に係る電子部品を示し、図8[1]は平面図、図8[2]は側面図である。以下、この図面に基づき説明する。ただし、図1と同じ部分は同じ符号を付すことにより説明を省略する。
以上、上記各実施形態を参照して本発明を説明したが、本発明は上記各実施形態に限定されるものではない。本発明の構成や詳細については、当業者が理解し得るさまざまな変更を加えることができる。また、本発明には、上記各実施形態の構成の一部又は全部を相互に適宜組み合わせたものも含まれる。
11 電極パッド(第一の電極パッド)
12 LSIチップ(第一の基板)
13 電極パッド(第二の電極パッド)
14 樹脂基板(第二の基板)
15,25 はんだバンプ
16 はんだ
17 真空吸着冶具
Claims (7)
- 複数の第一の電極パッドを有する第一の基板と、複数の第二の電極パッドを有する第二の基板と、前記複数の第一の電極パッドと前記複数の第二の電極パッドとを対向させて接続する複数のはんだバンプと、を備えた電子部品において、
前記複数の第一の電極パッドのピッチと前記複数の第二の電極パッドのピッチとは同じであり、
前記はんだバンプを介して対向する前記第一の電極パッドと前記第二の電極パッドとは互いに平行にずれており、
前記第一の電極パッドと前記第二の電極パッドとのずれは、前記第一の基板又は前記第二の基板の中心から離れるにつれて大きくなる、
ことを特徴とする電子部品。 - 前記中心から最も離れた位置にある前記第一の電極パッドと前記第二の電極パッドとのずれは、当該第一の電極パッド、当該第二の電極パッド又は前記はんだバンプの一個分以内である、
ことを特徴とする請求項1記載の電子部品。 - 前記第一の基板が半導体チップであり、前記第二の基板が樹脂基板である、
ことを特徴とする請求項1又は2記載の電子部品。 - 複数の第一の電極パッドを有する第一の基板と、複数の第二の電極パッドを有する第二の基板と、複数の前記第一の電極パッドと複数の前記第二パッドとを対向させて接続する複数のはんだバンプと、を備えた電子部品を製造する方法であって、
前記第一の電極と前記第二の電極との間に挟まれたはんだを溶融したまま、前記第一の基板及び前記第二の基板の一方を他方に対して回転させることにより、前記第一の電極及び前記第二の電極の一方を他方に対して平行にずらす第一工程と、
前記第一の電極及び前記第二の電極を互いに平行にずらしたまま前記はんだを固化することにより、前記はんだバンプを形成する第二工程と、
を含むことを特徴とする電子部品の製造方法。 - 前記回転の中心を第一の基板又は前記第二の基板の中心に一致させる、
ことを特徴とする請求項4記載の電子部品の製造方法。 - 前記中心から最も離れた位置にある前記第一の電極パッドと前記第二の電極パッドとのずれを、当該第一の電極パッド、当該第二の電極パッド又は前記はんだバンプの一個分以内とする、
ことを特徴とする請求項5記載の電子部品の製造方法。 - 前記第一の基板が半導体チップであり、前記第二の基板が樹脂基板である、
ことを特徴とする請求項4、5又は6記載の電子部品の製造方法。
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008065926A JP5040746B2 (ja) | 2008-03-14 | 2008-03-14 | 電子部品及びその製造方法 |
| US12/397,944 US20090229853A1 (en) | 2008-03-14 | 2009-03-04 | Solder bump, electronic component and method for manufacturing the electronic component |
| US13/182,364 US8607446B2 (en) | 2008-03-14 | 2011-07-13 | Method of manufacturing an electronic component |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008065926A JP5040746B2 (ja) | 2008-03-14 | 2008-03-14 | 電子部品及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2009224471A JP2009224471A (ja) | 2009-10-01 |
| JP5040746B2 true JP5040746B2 (ja) | 2012-10-03 |
Family
ID=41061759
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008065926A Expired - Fee Related JP5040746B2 (ja) | 2008-03-14 | 2008-03-14 | 電子部品及びその製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US20090229853A1 (ja) |
| JP (1) | JP5040746B2 (ja) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8381965B2 (en) | 2010-07-22 | 2013-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compress bonding |
| US8360303B2 (en) * | 2010-07-22 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming low stress joints using thermal compress bonding |
| US8104666B1 (en) * | 2010-09-01 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compressive bonding with separate die-attach and reflow processes |
| US8177862B2 (en) | 2010-10-08 | 2012-05-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Thermal compressive bond head |
| US8729699B2 (en) | 2011-10-18 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connector structures of integrated circuits |
| US9842817B2 (en) * | 2012-02-27 | 2017-12-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Solder bump stretching method and device for performing the same |
| JP7000693B2 (ja) | 2017-03-30 | 2022-01-19 | 日本電気株式会社 | 半導体装置の接合構造および実装構造体並びに接合方法 |
| JP7078821B2 (ja) * | 2017-04-28 | 2022-06-01 | 東北マイクロテック株式会社 | 固体撮像装置 |
| US11676932B2 (en) * | 2019-12-31 | 2023-06-13 | Micron Technology, Inc. | Semiconductor interconnect structures with narrowed portions, and associated systems and methods |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3611795A (en) * | 1969-04-28 | 1971-10-12 | Ibm | Chip torque testing |
| US4032058A (en) * | 1973-06-29 | 1977-06-28 | Ibm Corporation | Beam-lead integrated circuit structure and method for making the same including automatic registration of beam-leads with corresponding dielectric substrate leads |
| JPS57112039A (en) * | 1980-12-29 | 1982-07-12 | Fujitsu Ltd | Manufacture of semiconductor device |
| US4581680A (en) * | 1984-12-31 | 1986-04-08 | Gte Communication Systems Corporation | Chip carrier mounting arrangement |
| JPH0616521B2 (ja) * | 1986-05-29 | 1994-03-02 | 日本電信電話株式会社 | 半導体装置 |
| US5311405A (en) * | 1993-08-02 | 1994-05-10 | Motorola, Inc. | Method and apparatus for aligning and attaching a surface mount component |
| US5907187A (en) * | 1994-07-18 | 1999-05-25 | Kabushiki Kaisha Toshiba | Electronic component and electronic component connecting structure |
| US6335222B1 (en) * | 1997-09-18 | 2002-01-01 | Tessera, Inc. | Microelectronic packages with solder interconnections |
| US6222277B1 (en) * | 1999-06-23 | 2001-04-24 | Emc Corporation | Non-collapsing interconnection for semiconductor devices |
| JP2001060759A (ja) * | 1999-08-19 | 2001-03-06 | Yaskawa Electric Corp | 電子部品のボール端子接続構造 |
| JP2001156432A (ja) * | 1999-11-29 | 2001-06-08 | Opnext Japan Inc | モジュール及び電子部品の実装方法 |
| US6657124B2 (en) * | 1999-12-03 | 2003-12-02 | Tony H. Ho | Advanced electronic package |
| KR100443504B1 (ko) * | 2001-06-12 | 2004-08-09 | 주식회사 하이닉스반도체 | 볼 그리드 어레이 패키지 구조 및 그 제조방법 |
| US6974330B2 (en) * | 2002-08-08 | 2005-12-13 | Micron Technology, Inc. | Electronic devices incorporating electrical interconnections with improved reliability and methods of fabricating same |
-
2008
- 2008-03-14 JP JP2008065926A patent/JP5040746B2/ja not_active Expired - Fee Related
-
2009
- 2009-03-04 US US12/397,944 patent/US20090229853A1/en not_active Abandoned
-
2011
- 2011-07-13 US US13/182,364 patent/US8607446B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US8607446B2 (en) | 2013-12-17 |
| JP2009224471A (ja) | 2009-10-01 |
| US20110269306A1 (en) | 2011-11-03 |
| US20090229853A1 (en) | 2009-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5040746B2 (ja) | 電子部品及びその製造方法 | |
| JP2842361B2 (ja) | 半導体装置 | |
| JP2011077108A (ja) | 半導体装置 | |
| JP5290215B2 (ja) | 半導体装置、半導体パッケージ、インタポーザ、及びインタポーザの製造方法 | |
| JP2012230981A (ja) | 半導体装置及びその製造方法 | |
| CN106463427B (zh) | 半导体装置及其制造方法 | |
| Wong et al. | Warpage and RDL stress analysis in large fan-out package with multi-chiplet integration | |
| JP2011171427A (ja) | 積層型半導体装置 | |
| TWI333405B (ja) | ||
| JP2017224672A (ja) | 半導体パッケージ基板、半導体パッケージ、およびその製造方法 | |
| JP2006128662A (ja) | 半導体装置およびその実装体 | |
| JPWO2007037055A1 (ja) | 半導体パッケージ、基板、この半導体パッケージ又は基板を用いた電子機器、半導体パッケージの反り矯正方法 | |
| JP5151878B2 (ja) | 半導体装置 | |
| JP5387056B2 (ja) | プリント配線基板 | |
| JP4360873B2 (ja) | ウエハレベルcspの製造方法 | |
| JP2009188026A (ja) | 電子部品 | |
| JP5375186B2 (ja) | 配線基板、配線基板の製造方法及び半導体装置実装構造 | |
| JP2008060483A (ja) | 半導体装置の実装構造体およびその製造方法 | |
| JP2005072212A (ja) | 電子部品とその製造方法及び電子装置 | |
| TWI813341B (zh) | 覆晶接合方法 | |
| JP2004047758A (ja) | 半導体装置 | |
| JP5587464B2 (ja) | 半導体装置の製造方法 | |
| JP2013179192A (ja) | 基板及び実装方法 | |
| CN100514615C (zh) | 具应力缓冲的微连凸块结构的制造方法 | |
| JP2018170411A (ja) | 半導体装置の接合構造および実装構造体並びに接合方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110209 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120112 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120117 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120316 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120410 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120523 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120612 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120625 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5040746 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150720 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |