Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP5324975B2 - Plasma processing equipment - Google Patents
[go: Go Back, main page]

JP5324975B2 - Plasma processing equipment - Google Patents

Plasma processing equipment Download PDF

Info

Publication number
JP5324975B2
JP5324975B2 JP2009076588A JP2009076588A JP5324975B2 JP 5324975 B2 JP5324975 B2 JP 5324975B2 JP 2009076588 A JP2009076588 A JP 2009076588A JP 2009076588 A JP2009076588 A JP 2009076588A JP 5324975 B2 JP5324975 B2 JP 5324975B2
Authority
JP
Japan
Prior art keywords
substrate
tray
substrate mounting
mounting surface
chamber
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009076588A
Other languages
Japanese (ja)
Other versions
JP2010232315A (en
Inventor
尚吾 置田
隆三 宝珍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2009076588A priority Critical patent/JP5324975B2/en
Publication of JP2010232315A publication Critical patent/JP2010232315A/en
Application granted granted Critical
Publication of JP5324975B2 publication Critical patent/JP5324975B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Drying Of Semiconductors (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Description

本発明は、ドライエッチング装置、プラズマCVD装置等のプラズマ処理装置に関する。   The present invention relates to a plasma processing apparatus such as a dry etching apparatus and a plasma CVD apparatus.

特許文献1には、厚み方向に貫通する基板収容孔に基板を収容した搬入出可能なトレイを下部電極として機能する基板サセプタ上に配置し、基板収容孔に進入させた基板サセプタの基板載置部の上端面(基板載置面)に基板を載置する構成のプラズマ処理装置が開示されている。基板は静電吸着により基板載置面に密着する。基板サセプタには冷却機構が設けられており、基板は基板サセプタとの直接的な熱伝導により冷却される。   In Patent Document 1, a tray that accommodates a substrate in a substrate accommodation hole penetrating in the thickness direction is disposed on a substrate susceptor that functions as a lower electrode, and the substrate placement of the substrate susceptor that has entered the substrate accommodation hole. A plasma processing apparatus having a configuration in which a substrate is placed on the upper end surface (substrate placement surface) of the part is disclosed. The substrate is brought into close contact with the substrate mounting surface by electrostatic adsorption. The substrate susceptor is provided with a cooling mechanism, and the substrate is cooled by direct heat conduction with the substrate susceptor.

しかし、特許文献1には記載のプラズマ処理装置では、基板載置面が実質的に平坦面であるため、基板に上向きに凸状の反りがある場合、基板の下面と基板載置面との間に隙間が生じて基板サセプタに対する基板の密着度が低下する。例えば、3inchのサファイア基板に形成されたGaN層をドライエッチングする場合、基板が有する反りのために基板の中央領域では基板の下面と基板載置面との間に100μm以上の隙間が生じる。この密着度の低下は、基板の冷却効率の低下の原因となる。冷却効率が低いと、高い高周波パワーを使用してエッチングレートを向上することができない。LEDを高輝度にするために、チッ化ガリウム系Pn接合型半導体、金属電極を積層した発光層にMQW(Multiple Quantum Wells :多重量子井戸)構造等の積層膜が用いられることで、成膜後の基板の反りはより増大する。また、高生産性のために、基板のサイズを2inchから、3inch、4inch、6inchと増大するに伴い、反りも大きくなる。反りを抑えるためには、MOCVD等の成膜装置の条件最適化やサファイア基板を厚くする等の方法があるが、前者は、高輝度な積層膜形成とトレードオフであり、後者は、基板コストの増加となる。従って反りのある基板であっても高効率の冷却処理できる技術が求められている。   However, in the plasma processing apparatus described in Patent Document 1, since the substrate mounting surface is a substantially flat surface, when the substrate has an upward convex warp, the lower surface of the substrate and the substrate mounting surface A gap is generated between them, and the degree of adhesion of the substrate to the substrate susceptor decreases. For example, when a GaN layer formed on a 3-inch sapphire substrate is dry-etched, a gap of 100 μm or more is generated between the lower surface of the substrate and the substrate mounting surface in the central region of the substrate due to warpage of the substrate. This decrease in the degree of adhesion causes a decrease in the cooling efficiency of the substrate. If the cooling efficiency is low, the etching rate cannot be improved using high-frequency power. In order to increase the brightness of the LED, a laminated film having an MQW (Multiple Quantum Wells) structure or the like is used for the light emitting layer in which the gallium nitride Pn junction type semiconductor and the metal electrode are laminated. The warpage of the substrate is further increased. Further, for high productivity, as the substrate size increases from 2 inches to 3 inches, 4 inches, and 6 inches, warpage increases. In order to suppress warpage, there are methods such as optimizing the conditions of a film forming apparatus such as MOCVD and increasing the thickness of the sapphire substrate. The former is a trade-off with the formation of a high-brightness laminated film, and the latter is a substrate cost. Increase. Therefore, there is a need for a technique that can perform a highly efficient cooling process even on a warped substrate.

特開2007−109770号公報JP 2007-109770 A

本発明は、基板収容孔に基板を収容したトレイを基板サセプタ上に配置するプラズマ処理装置において、基板サセプタに対して基板を高い密着度で保持することによる基板の冷却効率の向上を図ることを課題とする。   The present invention provides a plasma processing apparatus in which a tray that accommodates a substrate in a substrate accommodation hole is disposed on a substrate susceptor, thereby improving the cooling efficiency of the substrate by holding the substrate with a high degree of adhesion to the substrate susceptor. Let it be an issue.

本発明は、減圧可能なチャンバと、前記チャンバ内にプラズマを発生させるプラズマ発生源と、厚み方向に貫通する基板収容孔が設けられ、前記基板収容孔の孔壁から突出し、前記基板収容孔内に収容された基板の下面の外周縁部分を支持する基板支持部を備える、前記チャンバ内へ搬入搬出可能なトレイと、前記チャンバ内に設けられ、前記チャンバ内に搬入される前記基板を収容した前記トレイの下面を支持するトレイ支持部と、このトレイ支持部から上向きに突出し、前記トレイの下面側から前記基板収容孔に挿入され、かつその上端面である基板載置面に前記基板の下面が載置される基板載置部とを備え、前記基板載置面は上向きに凸状の曲面である、誘電体部材と、前記基板載置部に少なくとも一部が内蔵された、前記基板を前記基板載置面に静電吸着するための静電吸着用電極と、前記静電吸着用電極に直流電圧を印加する直流電圧印加機構と、前記基板と前記基板載置面との間の空間に伝熱ガスを供給する伝熱ガス供給機構とを備え、前記基板は、サファイア基板上にGaN層をエピタキシャル成長させた基板であり、エピタキシャル成長の際に生じた反りを有するものであり、前記基板載置面の曲率は前記基板が有する反りの曲率よりも小さいことを特徴とする、プラズマ処理装置を提供する。 The present invention is provided with a chamber capable of depressurization, a plasma generation source for generating plasma in the chamber, and a substrate accommodation hole penetrating in the thickness direction, protruding from a hole wall of the substrate accommodation hole, A substrate support portion that supports an outer peripheral edge portion of the lower surface of the substrate accommodated in the tray, a tray that can be carried into and out of the chamber, and the substrate that is provided in the chamber and carried into the chamber is accommodated. A tray support portion that supports the lower surface of the tray, and protrudes upward from the tray support portion, is inserted into the substrate receiving hole from the lower surface side of the tray, and is placed on the substrate placement surface that is the upper end surface of the lower surface of the substrate A substrate mounting portion on which the substrate mounting surface is a curved surface convex upward, and a dielectric member and at least a part of the substrate mounting portion is incorporated in the substrate mounting portion. Above An electrostatic chucking electrode for electrostatic chucking on the plate mounting surface; a DC voltage applying mechanism for applying a DC voltage to the electrostatic chucking electrode; and a space between the substrate and the substrate mounting surface. A heat transfer gas supply mechanism for supplying a heat transfer gas , and the substrate is a substrate obtained by epitaxially growing a GaN layer on a sapphire substrate, and has a warp generated during the epitaxial growth. A plasma processing apparatus is provided, wherein a curvature of a surface is smaller than a curvature of warpage of the substrate .

基板載置面を上向きに凸状の曲面としたので、反りが基板生じている基板の下面と基板載置面との間の密着度が高い。基板の下面と基板載置面との間の密着度が高いので、基板を基板載置面に吸着する静電吸着力が強く、伝熱ガス供給機構から供給される伝熱ガスを介した基板と基板載置面との間の熱伝導性が良好であり、高効率で基板を冷却することができる。高効率で基板を冷却できるので、プラズマ発生源に高い高周波パワーを供給してプラズマ処理の効率を向上できる。   Since the substrate placement surface is an upwardly convex curved surface, the degree of adhesion between the lower surface of the substrate where the substrate is warped and the substrate placement surface is high. Since the adhesion between the lower surface of the substrate and the substrate mounting surface is high, the electrostatic adsorption force for adsorbing the substrate to the substrate mounting surface is strong, and the substrate via the heat transfer gas supplied from the heat transfer gas supply mechanism The thermal conductivity between the substrate and the substrate mounting surface is good, and the substrate can be cooled with high efficiency. Since the substrate can be cooled with high efficiency, the plasma processing efficiency can be improved by supplying high-frequency power to the plasma generation source.

好ましくは、前記静電吸着用電極は前記基板載置面に沿った曲面状である。代案としては、前記静電吸着用電極は、前記基板載置面に沿って配置された複数の部分を備える。   Preferably, the electrode for electrostatic attraction is a curved surface along the substrate placement surface. As an alternative, the electrode for electrostatic attraction includes a plurality of portions arranged along the substrate placement surface.

これらの構成により、基板載置面上に載置された基板に作用する静電吸着力を均一化でき、その結果基板の冷却効率をさらに向上できる。   With these configurations, the electrostatic adsorption force acting on the substrate placed on the substrate placement surface can be made uniform, and as a result, the cooling efficiency of the substrate can be further improved.

前記基板載置面に載置された前記基板の下面が前記トレイの前記基板支持部から所定量離間するように、前記トレイの下面から前記基板支持部の上面までの距離が、前記トレイ支持部から前記基板載置面までの距離よりも短く設定されている。   The distance from the lower surface of the tray to the upper surface of the substrate support portion is such that the lower surface of the substrate placed on the substrate placement surface is separated from the substrate support portion of the tray by a predetermined amount. Is set to be shorter than the distance from the substrate mounting surface.

この構成により、トレイの下面がトレイ支持部に載置された状態では、基板載置面で押し上げられた基板は基板支持部から浮き上がった状態となる。   With this configuration, when the lower surface of the tray is placed on the tray support portion, the substrate pushed up by the substrate placement surface is lifted from the substrate support portion.

好ましくは、前記トレイに前記基板収容孔が複数個設けられ、前記誘電体部材は前記基板載置部を複数個備え、個々の前記基板載置部がそれぞれ個々の基板収容孔に挿入される。   Preferably, a plurality of the substrate accommodation holes are provided in the tray, the dielectric member includes a plurality of the substrate placement portions, and each of the substrate placement portions is inserted into each of the substrate accommodation holes.

例えば、前記基板はサファイア基板上にGaN層をエピタキシャル成長させた基板であり、前記基板の反りはエピタキシャル成長の際に生じたものである。   For example, the substrate is a substrate obtained by epitaxially growing a GaN layer on a sapphire substrate, and the warpage of the substrate is caused during the epitaxial growth.

本発明のプラズマ処理装置では、トレイの下面側から基板収容孔に挿入される基板載置部の上端面である基板載置面に基板の下面が載置され、この基板載置面を上向きに凸状の曲面としている。そのため、凸状に反った基板の下面と基板載置面との間の密着度が高く、基板載置面に対して基板を強い静電吸着力で吸着でき、高効率で基板を冷却できるので、プラズマ発生源に高い高周波パワーを供給してプラズマ処理の効率を向上できる。   In the plasma processing apparatus of the present invention, the lower surface of the substrate is placed on the substrate placement surface which is the upper end surface of the substrate placement portion inserted into the substrate accommodation hole from the lower surface side of the tray, and the substrate placement surface faces upward. It is a convex curved surface. Therefore, the degree of adhesion between the lower surface of the substrate warped in a convex shape and the substrate mounting surface is high, the substrate can be attracted to the substrate mounting surface with a strong electrostatic adsorption force, and the substrate can be cooled with high efficiency. The plasma processing efficiency can be improved by supplying a high frequency power to the plasma generation source.

(第1実施形態)
図1及び図2は、本発明の第1実施形態に係るICP(誘導結合プラズマ)型のドライエッチング装置1を示す。
(First embodiment)
1 and 2 show an ICP (inductively coupled plasma) type dry etching apparatus 1 according to a first embodiment of the present invention.

ドライエッチング装置1は、その内部が基板2にプラズマ処理を行う処理室を構成する減圧可能なチャンバ(真空容器)3を備える。後に詳述するように基板2は上向きに凸状の反りを有している。チャンバ3の上端開口は石英等の誘電体からなる天板4により密閉状態で閉鎖されている。天板4上にはICPコイル5が配設されている。ICPコイル5にはマッチング回路6を介して、高周波電源7が電気的に接続されている。天板4と対向するチャンバ3内の底部側には、バイアス電圧が印加される下部電極としての機能及び基板2の保持台としての機能を有する基板サセプタ9が配設されている。チャンバ3には、隣接するロードドック室10(図2参照)と連通する開閉可能な搬入出用のゲート3aが設けられている。また、チャンバ3に設けられたエッチングガス供給口3bには、エッチングガス供給源12が接続されている。エッチングガス供給源12はMFC(マスフローコントローラ)等を備え、エッチングガス供給口3bから所望の流量でエッチングガスを供給できる。さらに、チャンバ3に設けられた排気口3cには、真空ポンプ等を備える真空排気装置13が接続されている。   The dry etching apparatus 1 includes a depressurizable chamber (vacuum container) 3 that constitutes a processing chamber in which plasma processing is performed on the substrate 2. As will be described in detail later, the substrate 2 has an upwardly convex warp. The upper end opening of the chamber 3 is closed in a sealed state by a top plate 4 made of a dielectric material such as quartz. An ICP coil 5 is disposed on the top plate 4. A high frequency power source 7 is electrically connected to the ICP coil 5 via a matching circuit 6. A substrate susceptor 9 having a function as a lower electrode to which a bias voltage is applied and a function as a holding table for the substrate 2 is disposed on the bottom side in the chamber 3 facing the top plate 4. The chamber 3 is provided with a loading / unloading gate 3a that can be opened and closed and communicates with an adjacent load dock chamber 10 (see FIG. 2). An etching gas supply source 12 is connected to the etching gas supply port 3 b provided in the chamber 3. The etching gas supply source 12 includes an MFC (mass flow controller) or the like, and can supply an etching gas at a desired flow rate from the etching gas supply port 3b. Further, a vacuum exhaust device 13 including a vacuum pump or the like is connected to the exhaust port 3 c provided in the chamber 3.

本実施形態では、図3から図4Bに示す1個のトレイ15に4枚の基板2が収容され、トレイ15はゲート3aを通ってロードドック室10からチャンバ3内(処理室)に搬入される。図2を参照すると、水平方向の直進移動(矢印A参照)と水平面内での回転(矢印B参照)が可能な搬送アーム16が設けられている。また、チャンバ3内には、基板サセプタ9を貫通し、かつ駆動装置17で駆動されて昇降する昇降ピン18が設けられている。トレイ15の搬入時には、トレイ15を支持した搬送アーム16がゲート3aを通ってロードドック室10からチャンバ3内に進入する。この際、図1において二点鎖線で示すように昇降ピン18は上昇位置にあり、チャンバ3内に進入した搬送アーム16から昇降ピン18の上端にトレイ15が移載される。この状態では、トレイ15は基板サセプタ9の上方に間隔をあけて位置している。続いて、昇降ピン18が図1において実線で示す降下位置に降下し、それによってトレイ15と基板2が基板サセプタ9上に載置される。一方、プラズマ処理終了後のトレイ15の搬出時には、昇降ピン18が上昇位置まで上昇し、続いてロードドック室10からチャンバ3内に進入した搬送アーム16にトレイ15が移載される。   In this embodiment, four substrates 2 are accommodated in one tray 15 shown in FIGS. 3 to 4B, and the tray 15 is carried into the chamber 3 (processing chamber) from the load dock chamber 10 through the gate 3a. The Referring to FIG. 2, there is provided a transfer arm 16 that can move in a horizontal direction (see arrow A) and rotate in a horizontal plane (see arrow B). In the chamber 3, lift pins 18 that pass through the substrate susceptor 9 and are driven by a drive device 17 to move up and down are provided. When the tray 15 is carried in, the transfer arm 16 that supports the tray 15 enters the chamber 3 from the load dock chamber 10 through the gate 3a. At this time, as shown by a two-dot chain line in FIG. 1, the lifting pins 18 are in the raised position, and the tray 15 is transferred from the transfer arm 16 that has entered the chamber 3 to the upper end of the lifting pins 18. In this state, the tray 15 is positioned above the substrate susceptor 9 with a gap. Subsequently, the elevating pins 18 are lowered to the lowered position indicated by the solid line in FIG. 1, whereby the tray 15 and the substrate 2 are placed on the substrate susceptor 9. On the other hand, when the tray 15 is unloaded after the plasma processing, the elevating pins 18 are raised to the raised position, and then the tray 15 is transferred from the load dock chamber 10 to the transfer arm 16 that has entered the chamber 3.

次に、図3から図4B及び図6Aから図6Cを参照して、トレイ15について説明する。トレイ15は薄板円板状のトレイ本体15aを備える。トレイ15の材質としては、例えばアルミナ(Al2O3)、窒化アルミニウム(AlN)、ジルコニア(ZrO)、イットリア(Y2O3)、窒化シリコン(SiN)、炭化シリコン(SiC)等のセラミクス材や、アルマイトで被覆したアルミニウム、表面にセラミクスを溶射したアルミニウム、樹脂材料で被覆したアルミニウム等の金属がある。Cl系プロセスの場合にはアルミナ、イットリア、炭化シリコン、窒化アルミニウム等、F系プロセスの場合には石英、水晶、イットリア、炭化シリコン、アルマイトを容射したアルミニウム等を採用することが考えられる。 Next, the tray 15 will be described with reference to FIGS. 3 to 4B and FIGS. 6A to 6C. The tray 15 includes a thin disc-shaped tray body 15a. Examples of the material of the tray 15 include ceramic materials such as alumina (Al 2 O 3 ), aluminum nitride (AlN), zirconia (ZrO), yttria (Y 2 O 3 ), silicon nitride (SiN), and silicon carbide (SiC). There are also metals such as aluminum coated with alumite, aluminum coated with ceramics on the surface, and aluminum coated with a resin material. It is conceivable to employ alumina, yttria, silicon carbide, aluminum nitride or the like in the case of a Cl-based process, and aluminum or the like which applies quartz, quartz, yttria, silicon carbide, anodized or the like in the case of an F-based process.

トレイ本体15aには、上面15bから下面15cまで厚み方向に貫通する4個の基板収容孔19A〜19Dが設けられている。基板収容孔19A〜19Dは、上面15b及び下面15cから見てトレイ本体15aの中心に対して等角度間隔で配置されている。図6Aから図6Cに最も明瞭に示すように、基板収容孔19A〜19Dの孔壁15dの下面15c側には、基板収容孔19A〜19Dの中心に向けて突出する基板支持部21が設けられている。本実施形態では、基板支持部21は孔壁15dの全周に設けられており、平面視で円環状である。個々の基板収容孔19A〜19Dに周方向に互いに間隔をあけて配置した複数の基板支持部21を設けてもよい。   The tray body 15a is provided with four substrate accommodation holes 19A to 19D that penetrate in the thickness direction from the upper surface 15b to the lower surface 15c. The substrate accommodation holes 19A to 19D are arranged at equiangular intervals with respect to the center of the tray body 15a when viewed from the upper surface 15b and the lower surface 15c. As most clearly shown in FIGS. 6A to 6C, a substrate support portion 21 that protrudes toward the center of the substrate accommodation holes 19 </ b> A to 19 </ b> D is provided on the lower surface 15 c side of the hole wall 15 d of the substrate accommodation holes 19 </ b> A to 19 </ b> D. ing. In this embodiment, the board | substrate support part 21 is provided in the perimeter of the hole wall 15d, and is annular | circular shape by planar view. You may provide the several board | substrate support part 21 arrange | positioned in the each board | substrate accommodation hole 19A-19D at intervals in the circumferential direction.

個々の基板収容孔19A〜19Bにはそれぞれ1枚の基板2が収容される。図6Aに示すように、基板収容孔19A〜19Bに収容された基板2は、その下面2aの外周縁部分が基板支持部21の上面21aに支持される。また、前述のように基板収容孔19A〜19Dはトレイ本体15aを厚み方向に貫通するように形成されているので、トレイ本体15aの下面15c側から見ると、基板収容孔19A〜19Dにより基板2の下面2aが露出している。   One substrate 2 is accommodated in each of the substrate accommodation holes 19A to 19B. As shown in FIG. 6A, the outer peripheral edge portion of the lower surface 2 a of the substrate 2 accommodated in the substrate accommodating holes 19 </ b> A to 19 </ b> B is supported by the upper surface 21 a of the substrate support portion 21. Further, as described above, the substrate accommodation holes 19A to 19D are formed so as to penetrate the tray main body 15a in the thickness direction. Therefore, when viewed from the lower surface 15c side of the tray main body 15a, the substrate accommodation holes 19A to 19D allow the substrate 2 to pass through. The lower surface 2a is exposed.

トレイ本体15aには、外周縁を部分的に切り欠いた位置決め切欠15eが設けられている。図2に示すように、前述の搬入出用の搬送アーム16にトレイを載置する際に、位置決め切欠15eに搬送アーム16の位置決め突起16aが嵌め込まれる。位置決め切欠15e及び位置決め突起16aをロードドック室10内に設けられたセンサ22A,22Bで検出することにより、トレイ15の回転角度位置を検出できる。   The tray body 15a is provided with a positioning cutout 15e in which the outer peripheral edge is partially cut out. As shown in FIG. 2, when the tray is placed on the carry-in / out carrying arm 16, the positioning protrusion 16a of the carrying arm 16 is fitted into the positioning notch 15e. By detecting the positioning notches 15e and the positioning protrusions 16a with the sensors 22A and 22B provided in the load dock chamber 10, the rotational angle position of the tray 15 can be detected.

次に、図1、図3、及び図5Aから図6Cを参照して、基板サセプタ9について説明する。まず、図1を参照すると、基板サセプタ9は、セラミクス等からなる誘電体板(誘電体部材)23、表面にアルマイト被覆を形成したアルミニウム等からなり、本実施形態ではペデスタル電極として機能する金属板(支持部材)24、セラミクス等からなるスペーサ板25、セラミクス等からなるガイド筒体26、及び金属製のアースシールド27を備える。基板サセプタ9の最上部を構成する誘電体板23は、金属板24の上面に固定されている。また、金属板24はスペーサ板25上に固定されている。さらに、誘電体板23と金属板24の外周をガイド筒26が覆い、その外側とスペーサ板25の外周をアースシールド27が覆っている。   Next, the substrate susceptor 9 will be described with reference to FIGS. 1, 3, and 5A to 6C. First, referring to FIG. 1, the substrate susceptor 9 is made of a dielectric plate (dielectric member) 23 made of ceramics or the like, aluminum having an alumite coating on the surface, etc., and in this embodiment, a metal plate that functions as a pedestal electrode (Support member) 24, a spacer plate 25 made of ceramics or the like, a guide cylinder 26 made of ceramics or the like, and a metal earth shield 27 are provided. The dielectric plate 23 constituting the uppermost part of the substrate susceptor 9 is fixed to the upper surface of the metal plate 24. The metal plate 24 is fixed on the spacer plate 25. Further, the guide cylinder 26 covers the outer periphery of the dielectric plate 23 and the metal plate 24, and the earth shield 27 covers the outer periphery thereof and the outer periphery of the spacer plate 25.

図3及び図5Aから図6Cを参照すると、誘電体板23は全体として薄い円板状であり、平面視での外形が円形である。誘電体板23の上端面は、トレイ15の下面15cを支持するトレイ支持面(トレイ支持部)28を構成する。また、それぞれトレイ15の基板収容孔19A〜19Dと対応する短円柱状の4個の基板載置部29A〜29Dがトレイ支持面28から上向きに突出している。   Referring to FIGS. 3 and 5A to 6C, the dielectric plate 23 has a thin disk shape as a whole, and has an outer shape in a plan view. The upper end surface of the dielectric plate 23 constitutes a tray support surface (tray support portion) 28 that supports the lower surface 15 c of the tray 15. Further, four short columnar substrate placement portions 29A to 29D respectively corresponding to the substrate accommodation holes 19A to 19D of the tray 15 protrude upward from the tray support surface 28.

基板載置部29A〜29Dの上端面は、基板2の下面2aが載置される基板載置面31を構成する。また、基板載置部29A〜29Dには、基板載置面31の外周縁から上向きに突出し、その上端面が基板2の下面2aを支持する円環状突出部32が設けられている。また、基板載置面31の円環状突出部32で囲まれた部分には、基板載置面31よりも十分径が小さい円柱状突起33が、均一に分布するように複数個設けられている。円環状突出部32のみでなく円柱状突起33の上端面も基板2の下面2aを支持する。   The upper end surfaces of the substrate placement portions 29A to 29D constitute a substrate placement surface 31 on which the lower surface 2a of the substrate 2 is placed. Further, the substrate placement portions 29 </ b> A to 29 </ b> D are provided with an annular protrusion 32 that protrudes upward from the outer peripheral edge of the substrate placement surface 31 and whose upper end surface supports the lower surface 2 a of the substrate 2. In addition, a plurality of columnar projections 33 having a sufficiently smaller diameter than the substrate mounting surface 31 are provided in a portion surrounded by the annular protrusion 32 of the substrate mounting surface 31 so as to be uniformly distributed. . Not only the annular protrusion 32 but also the upper end surface of the columnar protrusion 33 supports the lower surface 2 a of the substrate 2.

図7を参照すると、基板2は上向きに凸状の反りを有しており、図8に最も明瞭に示すように、この基板2の反りに対応して基板載置面31は上向きに凸状の曲面としている。基板2は平面視での中心2bの付近で反り量Cwが最も大きく、この中心2bを含む中央領域2cから最外周縁を含む外周縁領域2dに向けて漸次反り量が小さくなる曲面状に反っている。このような反りを生じる基板2の例としては、LEDを製造するための、サファイアからなる基板上にGaNをエピタキシャル成長させた基板がある。300μm〜600μm程度と薄いサファイア基板に5μm〜10μm程度の厚みのGaNをエピタキシャル成長させる製造工程において、例えばMOCVD等を用いて600℃〜1000℃の温度で成膜すると、基板(サファイア)と成膜の材料(GaN)の線膨張係数の差があるために熱膨張より凸方向に反りが生じる。特に、LEDを高輝度にするために、チッ化ガリウム系Pn接合型半導体、金属電極を積層した発光層にMQW(Multiple Quantum Wells :多重量子井戸)構造等の積層膜が用いられることで、成膜後の基板の反りはより増大する。例えば、直径3inchのGaN/サファイア基板上では反りが100μm程度になることがある。また高生産性のために、基板のサイズを2inchから、3inch、4inch、6inchと増大するに伴い、前述の反り量Cwが大きくなる。   Referring to FIG. 7, the substrate 2 has an upwardly convex warp, and as shown most clearly in FIG. 8, the substrate mounting surface 31 has an upwardly convex shape corresponding to the warp of the substrate 2. The curved surface. The substrate 2 has the largest amount of warpage Cw in the vicinity of the center 2b in plan view, and warps in a curved shape in which the amount of warpage gradually decreases from the central region 2c including the center 2b toward the outer peripheral region 2d including the outermost periphery. ing. As an example of the substrate 2 that generates such a warp, there is a substrate obtained by epitaxially growing GaN on a substrate made of sapphire for manufacturing an LED. In a manufacturing process in which GaN having a thickness of about 5 μm to 10 μm is epitaxially grown on a thin sapphire substrate having a thickness of about 300 μm to 600 μm, when the film is formed at a temperature of 600 ° C. to 1000 ° C. using, for example, MOCVD, the substrate (sapphire) and the film are formed. Due to the difference in the coefficient of linear expansion of the material (GaN), warpage occurs in the convex direction due to thermal expansion. In particular, in order to increase the brightness of an LED, a gallium nitride-based Pn junction semiconductor, a multilayer film having an MQW (Multiple Quantum Wells) structure or the like is used for a light emitting layer in which metal electrodes are stacked. The warpage of the substrate after filming is further increased. For example, the warpage may be about 100 μm on a 3 inch diameter GaN / sapphire substrate. Further, for the purpose of high productivity, as the substrate size is increased from 2 inches to 3 inches, 4 inches, and 6 inches, the warping amount Cw described above increases.

図8を参照すると、基板載置面31は、平面視での中心31bでトレイ支持面28からの高さが最も高く、中心31bを含む中央領域31cから最外周縁を含む外周縁領域31d(円環状突出部32の上端面で構成される)に向けてトレイ支持面28からの高さが漸次低くなる球面状の曲面としている。そのため、基板載置面31は平面視での中心31b(中央領域31cに含まれる)が最外周縁(外周縁領域31dに含まれる。)に対し突出量Cmだけ突出した上向きに凸の曲面状である。基板載置面31の曲率は、基板2の反りの曲率よりも小さく設定される。言い換えれば、基板載置面31の突出量Cmは基板2の反り量Cwよりも小さく設定されている。好ましくは、基板載置面31は突出量Cmが基板2の反り量Cwよりも小さく、かつ基板2の反り量Cwの半分(1/2Cw)よりも大きくなるように設定される。例えば、基板2がGaN層が形成された3inchのサファイア基板である場合、基板2の反り量Cwは100μm程度である。この場合、基板載置面31の曲率は突出量Cmが約80μm程度になるように設定される。   Referring to FIG. 8, the substrate placement surface 31 has the highest height from the tray support surface 28 at the center 31b in plan view, and the outer peripheral edge region 31d (including the outermost peripheral edge from the central region 31c including the center 31b). A spherical curved surface in which the height from the tray support surface 28 gradually decreases toward the upper end surface of the annular protrusion 32. Therefore, the substrate mounting surface 31 is a curved surface having an upward convex shape in which the center 31b (included in the central region 31c) in plan view protrudes from the outermost peripheral edge (included in the outer peripheral region 31d) by the protrusion amount Cm. It is. The curvature of the substrate placement surface 31 is set smaller than the curvature of the warp of the substrate 2. In other words, the protrusion amount Cm of the substrate mounting surface 31 is set smaller than the warpage amount Cw of the substrate 2. Preferably, the substrate placement surface 31 is set so that the protrusion amount Cm is smaller than the warpage amount Cw of the substrate 2 and larger than half (1/2 Cw) of the warpage amount Cw of the substrate 2. For example, when the substrate 2 is a 3 inch sapphire substrate on which a GaN layer is formed, the warpage amount Cw of the substrate 2 is about 100 μm. In this case, the curvature of the substrate mounting surface 31 is set so that the protruding amount Cm is about 80 μm.

基板載置部29A〜29Dの上端部のうち、円環状突出部32や円柱状突起33の間に存在する凹部の底壁31aは基板載置面31(円環状突出部32や円柱状突起33の上端端面)と同一曲率の球面状である。つまり、底壁31aは基板載置面31と平行な曲面である。凹部の深さ(円環状突出部32や円柱状突起33の底壁31aからの突出量)は、例えば100μm〜200μm程度の範囲で一定に設定されている。この場合、トレイ支持面28から底壁31aまでの高さは1.0mm〜2.0mm程度に設定される。   Of the upper ends of the substrate placement portions 29A to 29D, the bottom wall 31a of the recess existing between the annular projection 32 and the columnar projection 33 is the substrate placement surface 31 (the annular projection 32 and the columnar projection 33). Of the upper end of the spherical surface of the same curvature. That is, the bottom wall 31 a is a curved surface parallel to the substrate placement surface 31. The depth of the recess (the amount of protrusion of the annular protrusion 32 and the columnar protrusion 33 from the bottom wall 31a) is set to be constant within a range of about 100 μm to 200 μm, for example. In this case, the height from the tray support surface 28 to the bottom wall 31a is set to about 1.0 mm to 2.0 mm.

図6Aから図6Cを参照すると、基板載置部29A〜29Dの外径R1は、基板支持部21の先端面21bで囲まれた円形開口36の径R2よりも小さく設定されている。従って、前述の搬入時にトレイ15が誘電体板23に向けて降下すると、個々の基板載置部29A〜29Dは対応する基板収容孔19A〜19Dにトレイ本体15aの下面15c側から進入し、トレイ15の下面15cは誘電体板23のトレイ支持面28上に載置される。また、トレイ本体15aの下面15cからの基板支持部21の上面21aの高さH1は、トレイ支持面28からの基板載置面31の高さH2(中央領域31c及び外周縁領域31dの両方の高さ)よりも低く設定している。従って、トレイ15の下面15cがトレイ支持面28上に載置された状態では、基板2は基板載置部29A〜29Dの上端の基板載置面31で押し上げられ、トレイ15の基板支持部21から浮き上がっている。換言すれば、基板収容孔19A〜19Dに基板2を収容しているトレイ15を誘電体板23のトレイ支持面28上に載置すると、基板収容孔19A〜19Dに収容された基板2の下面2aは、基板支持部21の上面21aから浮き上がって所定量だけ上方に離間し(基板支持部21に対して非接触)、基板載置面31によって支持される。基板載置面31によって支持された基板2の外周縁部は、トレイ15、具体的には基板収容孔19A〜19Dの孔壁15d及び基板載置部21の先端に対して間隔をあけて臨んでいる。   6A to 6C, the outer diameter R1 of the substrate placement portions 29A to 29D is set to be smaller than the diameter R2 of the circular opening 36 surrounded by the front end surface 21b of the substrate support portion 21. Accordingly, when the tray 15 is lowered toward the dielectric plate 23 at the time of carrying in, the individual substrate placement portions 29A to 29D enter the corresponding substrate accommodation holes 19A to 19D from the lower surface 15c side of the tray main body 15a, and the tray. The lower surface 15 c of 15 is placed on the tray support surface 28 of the dielectric plate 23. The height H1 of the upper surface 21a of the substrate support portion 21 from the lower surface 15c of the tray main body 15a is equal to the height H2 of the substrate placement surface 31 from the tray support surface 28 (both the central region 31c and the outer peripheral region 31d). It is set lower than (height). Therefore, in a state where the lower surface 15c of the tray 15 is placed on the tray support surface 28, the substrate 2 is pushed up by the substrate placement surface 31 at the upper end of the substrate placement portions 29A to 29D, and the substrate support portion 21 of the tray 15 is placed. From the surface. In other words, when the tray 15 accommodating the substrate 2 in the substrate accommodating holes 19A to 19D is placed on the tray support surface 28 of the dielectric plate 23, the lower surface of the substrate 2 accommodated in the substrate accommodating holes 19A to 19D. 2 a is lifted from the upper surface 21 a of the substrate support portion 21, separated upward by a predetermined amount (not in contact with the substrate support portion 21), and supported by the substrate placement surface 31. The outer peripheral edge portion of the substrate 2 supported by the substrate placement surface 31 faces the tray 15, specifically, the hole wall 15 d of the substrate accommodation holes 19 </ b> A to 19 </ b> D and the tip of the substrate placement portion 21. It is out.

図1及び図6Aから図6Cを参照すると、誘電体板23の個々の基板載置部29A〜29Dの基板載置面31付近には単極型の静電吸着用電極40が内蔵されている。本実施形態では、これらの静電吸着用電極40は平板状である。静電吸着用電極40は電気的に互いに絶縁されており、直流電源41と調整用の抵抗42等を備える共通の直流電圧印加機構43から静電吸着用の直流電圧が印加される。静電吸着用電極は双極型でもよい。また、基板載置部29A〜29Dに共通して1個の静電吸着用電極を設けてもよい。静電吸着用電極40は、底壁31aから0.4mm程度の深さに配置される。   Referring to FIG. 1 and FIGS. 6A to 6C, a monopolar electrostatic attraction electrode 40 is built in the vicinity of the substrate placement surface 31 of each of the substrate placement portions 29A to 29D of the dielectric plate 23. . In the present embodiment, these electrostatic adsorption electrodes 40 have a flat plate shape. The electrostatic chucking electrodes 40 are electrically insulated from each other, and a DC voltage for electrostatic chucking is applied from a common DC voltage applying mechanism 43 including a DC power source 41 and an adjusting resistor 42. The electrode for electrostatic attraction may be a bipolar type. Moreover, you may provide one electrode for electrostatic attraction in common with substrate mounting part 29A-29D. The electrostatic adsorption electrode 40 is disposed at a depth of about 0.4 mm from the bottom wall 31a.

図3及び図5Aから図6Cを参照すると、個々の基板載置部29A〜29Dの基板載置面31には、伝熱ガス(本実施形態ではヘリウム)の供給孔44が設けられている。これらの供給孔44は共通の伝熱ガス供給機構45(図1に図示する)に接続されている。伝熱ガス供給機構45は、伝熱ガス源(本実施形態ではヘリウムガス源)46、伝熱ガス源46から供給孔44に到る供給流路47、供給流路47の伝熱ガス源46側から順に設けられた流量計48、流量制御バルブ49、及び圧力計50を備える。また、伝熱ガス供給機構45は、供給流路47から分岐する排出流路51と、この排出流路51に設けられたカットオフバルブ52を備える。さらに、伝熱ガス供給機構45は、供給流路47の圧力計50よりも供給孔44側と排出流路51を接続するバイパス流路53を備える。個々の基板載置部29A〜29Dの基板載置面31とその上に載置された基板2の下面2aとの間、詳細には基板2の下面2aと円環状突出部32で囲まれた閉鎖された空間に、伝熱ガス供給機構45によって伝熱ガスが供給される。伝熱ガスの供給時にはカットオフバルブ52は閉弁され、伝熱ガス供給源46から供給路47を経て供給孔44へ伝熱ガスが送られる。流量計48と圧力計50で検出される供給流路47の流量及び圧力に基づき、後述するコントローラ63が流量制御バルブ49を制御する。一方、伝熱ガスの排出時にはカットオフバルブ52が開弁され、基板2の下面2aと基板載置面31の間の伝熱ガスは、供給孔44、供給流路47、及び排出流路51を経て排気口54から排気される。   Referring to FIGS. 3 and 5A to 6C, the substrate placement surfaces 31 of the individual substrate placement portions 29A to 29D are provided with supply holes 44 for heat transfer gas (helium in the present embodiment). These supply holes 44 are connected to a common heat transfer gas supply mechanism 45 (shown in FIG. 1). The heat transfer gas supply mechanism 45 includes a heat transfer gas source (in this embodiment, a helium gas source) 46, a supply channel 47 from the heat transfer gas source 46 to the supply hole 44, and a heat transfer gas source 46 in the supply channel 47. A flow meter 48, a flow control valve 49, and a pressure gauge 50 are provided in this order from the side. The heat transfer gas supply mechanism 45 includes a discharge flow channel 51 that branches from the supply flow channel 47 and a cut-off valve 52 provided in the discharge flow channel 51. Furthermore, the heat transfer gas supply mechanism 45 includes a bypass channel 53 that connects the supply channel 44 side to the discharge channel 51 with respect to the pressure gauge 50 of the supply channel 47. Between the substrate placement surface 31 of each of the substrate placement portions 29A to 29D and the lower surface 2a of the substrate 2 placed thereon, in detail, it is surrounded by the lower surface 2a of the substrate 2 and the annular protrusion 32. The heat transfer gas is supplied to the closed space by the heat transfer gas supply mechanism 45. When supplying the heat transfer gas, the cutoff valve 52 is closed, and the heat transfer gas is sent from the heat transfer gas supply source 46 to the supply hole 44 through the supply path 47. Based on the flow rate and pressure of the supply flow path 47 detected by the flow meter 48 and the pressure gauge 50, the controller 63 described later controls the flow rate control valve 49. On the other hand, when the heat transfer gas is discharged, the cut-off valve 52 is opened, and the heat transfer gas between the lower surface 2a of the substrate 2 and the substrate placement surface 31 passes through the supply hole 44, the supply flow path 47, and the discharge flow path 51. Then, the air is exhausted from the exhaust port 54.

金属板24には、プラズマ発生用の高周波電圧であるバイアス電圧を印加する高周波印加機構56が電気的に接続されている。高周波印加機構56は、高周波電源57とマッチング用の可変容量コンデンサ58とを備える。   A high frequency applying mechanism 56 that applies a bias voltage, which is a high frequency voltage for generating plasma, is electrically connected to the metal plate 24. The high frequency applying mechanism 56 includes a high frequency power source 57 and a matching variable capacitor 58.

また、金属板24を冷却する冷却機構59が設けられている。冷却機構59は金属板24内に形成された冷媒流路60と、温調された冷媒を冷媒流路60中で循環させる冷媒循環装置61とを備える。   Further, a cooling mechanism 59 for cooling the metal plate 24 is provided. The cooling mechanism 59 includes a refrigerant flow path 60 formed in the metal plate 24 and a refrigerant circulation device 61 that circulates the temperature-controlled refrigerant in the refrigerant flow path 60.

図1にのみ模式的に示すコントローラ63は、流量計48及び圧力計50を含む種々のセンサや操作入力に基づいて、高周波電源7、エッチングガス供給源12、搬送アーム16、真空排気装置13、駆動装置17、直流電圧印加機構43、伝熱ガス供給機構45、高周波電圧印加機構56、及び冷却機構59を含むドライエッチング装置1全体の動作を制御する。   The controller 63 schematically shown only in FIG. 1 is based on various sensors and operation inputs including a flow meter 48 and a pressure gauge 50, and a high-frequency power source 7, an etching gas supply source 12, a transfer arm 16, a vacuum exhaust device 13, The operation of the entire dry etching apparatus 1 including the drive device 17, the DC voltage application mechanism 43, the heat transfer gas supply mechanism 45, the high frequency voltage application mechanism 56, and the cooling mechanism 59 is controlled.

次に、本実施形態のドライエッチング装置1を使用したドライエッチング方法を説明する。   Next, a dry etching method using the dry etching apparatus 1 of the present embodiment will be described.

まず、トレイ1の基板収容孔19A〜19Dにそれぞれ基板2が収容される。トレイ1の基板支持部21aで支持された基板2は、トレイ本体15aの下面側から見ると基板収容孔19A〜19Dによりトレイ本体15aの下面15cから露出している。   First, the board | substrate 2 is accommodated in the board | substrate accommodation holes 19A-19D of the tray 1, respectively. The substrate 2 supported by the substrate support portion 21a of the tray 1 is exposed from the lower surface 15c of the tray body 15a through the substrate housing holes 19A to 19D when viewed from the lower surface side of the tray body 15a.

次に、基板収容孔19A〜19Dにそれぞれ基板2が収容されたトレイ15が搬送アーム16で支持され、ロードドック室10からゲート3aを通ってチャンバ3内に搬入される。図1の二点鎖線で示すように、トレイ1は基板サセプタ9の上方に間隔をあけて配置される。   Next, the tray 15 that accommodates the substrate 2 in each of the substrate accommodation holes 19A to 19D is supported by the transfer arm 16, and is carried into the chamber 3 from the load dock chamber 10 through the gate 3a. As shown by a two-dot chain line in FIG. 1, the tray 1 is disposed above the substrate susceptor 9 with a gap.

図6Aに示すように駆動装置17によって駆動された昇降ピン18が上昇し、搬送アーム16から昇降ピン18の上端にトレイ15が移載される。トレイ15の移載後、搬送アーム16はロードロック室10に待避し、ゲート3aが閉鎖される。   As shown in FIG. 6A, the lifting pins 18 driven by the driving device 17 are raised, and the tray 15 is transferred from the transfer arm 16 to the upper end of the lifting pins 18. After the transfer of the tray 15, the transfer arm 16 is retracted to the load lock chamber 10, and the gate 3a is closed.

上端にトレイ15を支持した昇降ピン18は、図1において二点鎖線で示す上昇位置から基板サセプタ9に向けて降下する。図6B及び図6Cを参照すると、トレイ15は下面15cが基板サセプタ9の誘電体板23のトレイ支持面28まで降下し、トレイ15は誘電体板23のトレイ支持面28によって支持される。トレイ15がトレイ支持面28に向けて降下する際に、誘電体板23の基板載置部29A〜29Dがトレイ15の対応する基板収容孔19A〜19D内にトレイ15の下面15c側から進入する。トレイ15の下面15cがトレイ支持面28に近付くのに伴い、基板載置部29A〜29Dの先端の基板載置面31は基板収容孔19A〜19D内をトレイ15の上面15bに向かって進む。図6Cに示すように、トレイ15の下面15cが誘電体板23のトレイ支持面28に載置されると、個々の基板収容孔19A〜19D内の基板2は基板載置部29A〜29Dによって基板支持部21の上面21aから持ち上げられる。詳細には、基板2はその下面2aが基板載置部29A〜29Dの基板載置面31に載置され、トレイ15の基板支持部21の上面21aに対して間隔をあけて上方に配置される。   The raising / lowering pins 18 that support the tray 15 at the upper end are lowered toward the substrate susceptor 9 from the raised position indicated by a two-dot chain line in FIG. 6B and 6C, the lower surface 15c of the tray 15 descends to the tray support surface 28 of the dielectric plate 23 of the substrate susceptor 9, and the tray 15 is supported by the tray support surface 28 of the dielectric plate 23. When the tray 15 descends toward the tray support surface 28, the substrate placement portions 29A to 29D of the dielectric plate 23 enter the corresponding substrate accommodation holes 19A to 19D of the tray 15 from the lower surface 15c side of the tray 15. . As the lower surface 15c of the tray 15 approaches the tray support surface 28, the substrate placement surface 31 at the tip of the substrate placement portions 29A to 29D advances in the substrate accommodation holes 19A to 19D toward the upper surface 15b of the tray 15. As shown in FIG. 6C, when the lower surface 15c of the tray 15 is placed on the tray support surface 28 of the dielectric plate 23, the substrates 2 in the individual substrate accommodation holes 19A to 19D are moved by the substrate placement portions 29A to 29D. It is lifted from the upper surface 21 a of the substrate support portion 21. Specifically, the lower surface 2a of the substrate 2 is placed on the substrate placement surface 31 of the substrate placement portions 29A to 29D, and is disposed above the upper surface 21a of the substrate support portion 21 of the tray 15 with a gap. The

このようにトレイ15の基板収容孔19A〜19D内に基板載置部29A〜29Dが進入することにより、基板2は基板載置面31に載置される。従って、トレイ15に収容された4枚の基板2は、いずれも高い位置決め精度で基板載置部29A〜29Dの基板載置面31に載置される。   As described above, the substrate placement portions 29A to 29D enter the substrate accommodation holes 19A to 19D of the tray 15, so that the substrate 2 is placed on the substrate placement surface 31. Accordingly, the four substrates 2 accommodated in the tray 15 are all placed on the substrate placement surfaces 31 of the substrate placement portions 29A to 29D with high positioning accuracy.

次に、誘電体板23に内蔵された静電吸着用電極40に対して直流電圧印加機構43から直流電圧が印加され、個々の基板載置部29A〜29Dの基板載置面31に基板2が静電吸着される。基板2の下面2aはトレイ15を介することなく基板載置面31上に直接載置されている。従って、基板2は基板載置面31に対して高い密着度で保持される。   Next, a DC voltage is applied from the DC voltage application mechanism 43 to the electrostatic attraction electrode 40 built in the dielectric plate 23, and the substrate 2 is applied to the substrate placement surfaces 31 of the individual substrate placement portions 29 </ b> A to 29 </ b> D. Is electrostatically adsorbed. The lower surface 2 a of the substrate 2 is directly placed on the substrate placement surface 31 without using the tray 15. Accordingly, the substrate 2 is held with a high degree of adhesion to the substrate placement surface 31.

続いて、個々の基板載置部29A〜29Dの円環状突出部32と基板2の下面2aで囲まれた空間に、供給孔44を通って伝熱ガス供給装置45から伝熱ガスが供給され、この空間に伝熱ガスが充填される。   Subsequently, the heat transfer gas is supplied from the heat transfer gas supply device 45 through the supply hole 44 to the space surrounded by the annular protrusions 32 of the individual substrate placement portions 29 </ b> A to 29 </ b> D and the lower surface 2 a of the substrate 2. This space is filled with heat transfer gas.

その後、エッチングガス供給源12からチャンバ3内にエッチングガスが供給され、真空排気装置13によりチャンバ3内は所定圧力に維持される。続いて、高周波電源7からICPコイル5に高周波電圧を印加すると共に、高周波印加機構56により基板サセプタ9の金属板24にバイアス電圧を印加し、チャンバ3内にプラズマを発生させる。このプラズマにより基板2がエッチングされる。1枚のトレイ15で4枚の基板2を基板サセプタ9上に載置できるので、バッチ処理が可能である。   Thereafter, an etching gas is supplied from the etching gas supply source 12 into the chamber 3, and the inside of the chamber 3 is maintained at a predetermined pressure by the vacuum exhaust device 13. Subsequently, a high frequency voltage is applied from the high frequency power supply 7 to the ICP coil 5, and a bias voltage is applied to the metal plate 24 of the substrate susceptor 9 by the high frequency application mechanism 56 to generate plasma in the chamber 3. The substrate 2 is etched by this plasma. Since four substrates 2 can be placed on the substrate susceptor 9 with one tray 15, batch processing is possible.

エッチング中は、冷媒循環装置61によって冷媒流路60中で冷媒を循環させて金属板24を冷却し、それによって誘電体板23及び誘電体板23の基板載置面31に保持された基板2を冷却する。前述のように、基板2はその下面2aがトレイ15を介することなく基板載置面31に直接載置され、高い密着度で保持されている。従って、円環状突出部32と基板2の下面2aで囲まれた伝熱ガスが充填されている空間の密閉度が高く、伝熱ガスを介した基板2と基板載置面31との間の熱伝導性が良好である。その結果、個々の基板載置部29A〜29Dの基板載置面31に保持された基板2を高い冷却効率で冷却できるので、高い高周波パワーを供給してドライエッチングの効率を向上できる。また、基板2の温度を高精度で制御できる。また、個々の基板2毎に基板載置部29A〜29Dの円環状突出部32と下面2aで囲まれた空間に伝熱ガスが充填される。換言すれば、伝熱ガスが充填される空間は個々の基板2毎に異なる。この点でも個々の基板2と誘電体板23の基板載置面31との熱伝導性が良好であり、高い冷却効率と高精度の温度制御を実現できる。   During the etching, the refrigerant is circulated in the refrigerant flow path 60 by the refrigerant circulation device 61 to cool the metal plate 24, thereby the substrate 2 held on the dielectric plate 23 and the substrate mounting surface 31 of the dielectric plate 23. Cool down. As described above, the lower surface 2a of the substrate 2 is directly placed on the substrate placement surface 31 without the tray 15 and is held with a high degree of adhesion. Therefore, the sealing degree of the space filled with the heat transfer gas surrounded by the annular protrusion 32 and the lower surface 2a of the substrate 2 is high, and the space between the substrate 2 and the substrate placement surface 31 through the heat transfer gas is high. Good thermal conductivity. As a result, since the substrate 2 held on the substrate placement surfaces 31 of the individual substrate placement portions 29A to 29D can be cooled with high cooling efficiency, high high-frequency power can be supplied to improve dry etching efficiency. Further, the temperature of the substrate 2 can be controlled with high accuracy. In addition, a heat transfer gas is filled in the space surrounded by the annular protrusion 32 and the lower surface 2a of the substrate placement portions 29A to 29D for each individual substrate 2. In other words, the space filled with the heat transfer gas is different for each substrate 2. Also in this respect, the thermal conductivity between the individual substrates 2 and the substrate mounting surface 31 of the dielectric plate 23 is good, and high cooling efficiency and high-accuracy temperature control can be realized.

また、基板2が反りを有しているにもかかわらず、高効率で基板2を冷却できる。図6Cを参照すると、前述のように基板載置面31を上向きに凸状の曲面とし、かつ基板載置面31の曲率を基板2の反りの曲率よりも小さく設定しているため、基板2の下面と基板載置面31との間の密着度が高い。具体的には、基板2の平面視で中央領域2cでは、基板2の反りに起因する基板2の下面と基板載置面31との間に生じる隙間δは最小限に抑制される。また、基板2の外周縁付近では基板載置面31の円環状突出部32に対して基板2の下面が静電吸着により高い密着度で密着された状態を維持する。このように反りを有する基板2の下面と基板載置面31との間の密着度が高いので、伝熱ガス供給機構45から供給される伝熱ガスを介した基板2と基板載置面31との間の熱伝導性が良好である。この点でも、高効率で基板2を冷却することができプラズマ発生源に高い高周波パワーを供給してドライエッチングの効率を向上できると共に、高精度の温度制御を実現できる。   Moreover, although the board | substrate 2 has curvature, the board | substrate 2 can be cooled with high efficiency. Referring to FIG. 6C, as described above, the substrate placement surface 31 is formed as an upwardly convex curved surface, and the curvature of the substrate placement surface 31 is set to be smaller than the curvature of the warp of the substrate 2. The degree of adhesion between the lower surface of the substrate and the substrate placement surface 31 is high. Specifically, in the central region 2 c in plan view of the substrate 2, the gap δ generated between the lower surface of the substrate 2 and the substrate placement surface 31 due to the warp of the substrate 2 is minimized. Further, in the vicinity of the outer peripheral edge of the substrate 2, the state in which the lower surface of the substrate 2 is in close contact with the annular projecting portion 32 of the substrate mounting surface 31 with high adhesion by electrostatic adsorption is maintained. Since the degree of adhesion between the lower surface of the warped substrate 2 and the substrate placement surface 31 is high in this way, the substrate 2 and the substrate placement surface 31 via the heat transfer gas supplied from the heat transfer gas supply mechanism 45. The thermal conductivity between the two is good. In this respect as well, the substrate 2 can be cooled with high efficiency, and the high frequency power can be supplied to the plasma generation source to improve the dry etching efficiency and to achieve highly accurate temperature control.

前述のように、基板2は個々の基板載置部29A〜29Dの基板載置面31に直接載置され、かつ静電吸着されるので、基板載置面31に対する密着度が高い。従って、基板2の上面の外周縁部分を誘電体板23に対して機械的に加圧するためのクランプリング等の部材は不要である。換言すれば、基板2の上面には、その中央部分だけでなく外周縁付近にもプラズマの状態が不安定化する原因となる部材が存在しない。従って、外周縁付近を含む基板2の表面の全領域で均一なドライエッチング処理を実現できる。   As described above, since the substrate 2 is directly placed on the substrate placement surfaces 31 of the individual substrate placement portions 29A to 29D and is electrostatically attracted, the degree of adhesion to the substrate placement surface 31 is high. Therefore, a member such as a clamp ring for mechanically pressing the outer peripheral edge portion of the upper surface of the substrate 2 against the dielectric plate 23 is unnecessary. In other words, there is no member on the upper surface of the substrate 2 that causes the plasma state to become unstable not only in the central portion but also in the vicinity of the outer periphery. Therefore, a uniform dry etching process can be realized in the entire region of the surface of the substrate 2 including the vicinity of the outer peripheral edge.

エッチング終了後、高周波電源7からICPコイル5への高周波電圧の印加と、高周波印加機構56から金属板24へのバイアス電圧の印加を停止する。続いて、真空排気装置13によりエッチングガスをチャンバ3内から排気する。また、伝熱ガス供給機構45により基板載置面31と基板2の下面2aから伝熱ガスを排気する。さらに、直流電圧印加機構43から静電吸着用電極40への直流電圧の印加を停止して基板2の静電吸着を解除する。   After the etching is finished, the application of the high frequency voltage from the high frequency power source 7 to the ICP coil 5 and the application of the bias voltage from the high frequency application mechanism 56 to the metal plate 24 are stopped. Subsequently, the etching gas is exhausted from the chamber 3 by the vacuum exhaust device 13. Further, the heat transfer gas is exhausted from the substrate placement surface 31 and the lower surface 2 a of the substrate 2 by the heat transfer gas supply mechanism 45. Further, the application of the DC voltage from the DC voltage application mechanism 43 to the electrostatic chucking electrode 40 is stopped to release the electrostatic chucking of the substrate 2.

次に、駆動装置17により昇降ピン18を上昇させる。昇降ピン18が上昇すると、その上端でトレイ15の下面15cが押し上げられ誘電体板23のトレイ支持面28から浮き上がる。昇降ピン18と共にトイレ15がさらに上昇すると、図5Aに示すように、トレイ15の基板支持部21により基板2の下面2cが押し上げられ、基板2は基板載置部29A〜29Dの基板載置面31から浮き上がる。昇降ピン18は図1において二点鎖線で示す上昇位置に上昇する。   Next, the elevating pins 18 are raised by the driving device 17. When the elevating pin 18 is raised, the lower surface 15c of the tray 15 is pushed up at the upper end of the elevating pin 18 and is lifted from the tray support surface 28 of the dielectric plate 23. When the toilet 15 is further lifted together with the lift pins 18, the lower surface 2c of the substrate 2 is pushed up by the substrate support portion 21 of the tray 15 as shown in FIG. 5A, and the substrate 2 is placed on the substrate placement surfaces of the substrate placement portions 29A to 29D. From 31 The raising / lowering pin 18 rises to a raised position indicated by a two-dot chain line in FIG.

その後、ゲート3aを通ってロードドック室10からチャンバ3内に進入した搬送アーム16に、トレイ15が移載される。トレイ15は搬送アーム16によってロードドック室10へ搬出される。   Thereafter, the tray 15 is transferred to the transfer arm 16 that has entered the chamber 3 from the load dock chamber 10 through the gate 3a. The tray 15 is carried out to the load dock chamber 10 by the transfer arm 16.

(第2実施形態)
図9及び図10に示す本発明の第2実施形態では、静電吸着用電極40を曲面状としている。具体的には、静電吸着用電極40は前述のように曲面状である基板載置面31からの距離が一定となるように、基板載置面31に沿った曲面形状としている。例えば、静電吸着用電極40の形状は、基板載置面31の底壁31aから深さが0.4mmで一定となるように設定される。静電吸着用電極40をかかる曲面形状とすることにより、基板載置面31上に載置された基板2に作用する静電吸着力を均一化でき、基板2の下面2aと基板載置面31との密着度をさらに高めることができる。その結果、基板2の冷却効率をさらに向上し、温度制御の精度もさらに向上できる。
(Second Embodiment)
In the second embodiment of the present invention shown in FIGS. 9 and 10, the electrostatic attraction electrode 40 has a curved surface. Specifically, the electrostatic chucking electrode 40 has a curved surface shape along the substrate mounting surface 31 so that the distance from the substrate mounting surface 31 which is curved as described above is constant. For example, the shape of the electrostatic attraction electrode 40 is set so that the depth from the bottom wall 31a of the substrate mounting surface 31 is constant at 0.4 mm. By forming the electrostatic attraction electrode 40 in such a curved shape, the electrostatic attraction force acting on the substrate 2 placed on the substrate placement surface 31 can be made uniform, and the lower surface 2a of the substrate 2 and the substrate placement surface The degree of adhesion with 31 can be further increased. As a result, the cooling efficiency of the substrate 2 can be further improved, and the temperature control accuracy can be further improved.

第2実施形態のその他の構成及び作用は第1実施形態と同様であるので、同一の要素には同一の符号を付して説明を省略する。   Since other configurations and operations of the second embodiment are the same as those of the first embodiment, the same elements are denoted by the same reference numerals and description thereof is omitted.

(第3実施形態)
図11及び図12に示す本発明の第3実施形態では、個々の基板載置部29A〜29Dに2つの静電吸着用電極40A,40Bを設けている。これら2つの静電吸着用電極40A,40Bは電気的に互いに接続されている。つまり本実施形態では、個々の基板載置部29A〜29Dの静電吸着用電極を2つに部分に分割している。一方の静電吸着用電極40Aは、平坦な円板状であり、基板載置面31の平面視で中央領域31c(基板載置面31に載置された基板2の平面視で中央領域に対応する)に配置されている。他方の静電吸着用電極40Bは、平坦な円環状であり、基板載置面31の平面視で外側領域(基板載置面31に載置された基板2の平面視で外側領域に対応する)に配置されている。また、静電吸着用電極40Bは、静電吸着用電極40Aよりも下方に配置されている。これら2つの静電吸着用電極40A,40Bは、前述のように曲面状である基板載置面31からの距離が一定となるように配置されている。例えば、2つの静電吸着用電極40A,40Bは基板載置面31の底壁31aから0.4mmの深さに配置される。そのため、基板載置面31上に載置された基板2に作用する静電吸着力を均一化でき、基板2の下面2aと基板載置面31との密着度をさらに高め、基板2の冷却効率と温度制御をさらに向上できる。
(Third embodiment)
In the third embodiment of the present invention shown in FIGS. 11 and 12, two electrostatic chucking electrodes 40 </ b> A and 40 </ b> B are provided on each substrate mounting portion 29 </ b> A to 29 </ b> D. These two electrostatic adsorption electrodes 40A and 40B are electrically connected to each other. In other words, in the present embodiment, the electrostatic chucking electrodes of the individual substrate platforms 29A to 29D are divided into two parts. One electrostatic attraction electrode 40 </ b> A has a flat disk shape, and has a central region 31 c in a plan view of the substrate placement surface 31 (a central region in a plan view of the substrate 2 placed on the substrate placement surface 31). Corresponding). The other electrode for electrostatic attraction 40B has a flat annular shape, and corresponds to an outer region in a plan view of the substrate placement surface 31 (an outer region in a plan view of the substrate 2 placed on the substrate placement surface 31). ). The electrostatic attraction electrode 40B is disposed below the electrostatic attraction electrode 40A. These two electrodes for electrostatic attraction 40A and 40B are arranged so that the distance from the substrate mounting surface 31 that is curved as described above is constant. For example, the two electrostatic chucking electrodes 40 </ b> A and 40 </ b> B are disposed at a depth of 0.4 mm from the bottom wall 31 a of the substrate mounting surface 31. Therefore, the electrostatic adsorption force acting on the substrate 2 placed on the substrate placement surface 31 can be made uniform, the degree of adhesion between the lower surface 2a of the substrate 2 and the substrate placement surface 31 is further increased, and the substrate 2 is cooled. Efficiency and temperature control can be further improved.

第3実施形態のその他の構成及び作用は第1実施形態と同様であるので、同一の要素には同一の符号を付して説明を省略する。   Since other configurations and operations of the third embodiment are the same as those of the first embodiment, the same elements are denoted by the same reference numerals and description thereof is omitted.

本発明は、以上の実施形態に限定されず、例えば以下に列挙するような種々の変形が可能である。   The present invention is not limited to the above embodiment, and various modifications as listed below, for example, are possible.

図13A及び図13Bは、誘電体板23の代案を示す。この代案では、基板載置面31に、供給孔44から放射状に延びる4つの直線状溝34と、円環状突出部32の内側に配置された円環状溝35を設けている。直線状溝34と円環状溝35は互いに連通している。これら直線状溝34と円環状溝35を設けることにより、供給孔44から噴出される伝熱ガスが基板2の下面2aと基板載置面31の間の空間内により均等に拡散する。その結果、基板2の冷却効率と温度制御の精度をさらに高めることができる。   13A and 13B show alternatives of the dielectric plate 23. FIG. In this alternative, the substrate mounting surface 31 is provided with four linear grooves 34 extending radially from the supply holes 44 and an annular groove 35 disposed inside the annular protrusion 32. The linear groove 34 and the annular groove 35 communicate with each other. By providing the linear groove 34 and the annular groove 35, the heat transfer gas ejected from the supply hole 44 diffuses more evenly in the space between the lower surface 2 a of the substrate 2 and the substrate mounting surface 31. As a result, the cooling efficiency of the substrate 2 and the accuracy of temperature control can be further increased.

図14及び図15は、トレイ15に関する種々の代案を示す。図14の例では、トレイ本体15aに、7個の基板収容孔19A〜19Gが形成されている。図15の例では、トレイ本体15aに矩形状の基板を収容するための9個の基板収容孔19A〜19Iが形成されている。これら図14及び図15に限定されず、トレイ15の基板収容孔の形状及び個数は、収容する基板の形状や個数に応じて種々設定することが可能である。例えば、トレイ本体15aに単一の基板収容孔を設け、1枚の基板をトレイ15に収容してもよい。また、基板サセプタ9の誘電体板23に設ける基板載置部の形状や個数も、基板収容孔の形状及び個数に応じて種々設定できる。   14 and 15 show various alternatives for the tray 15. In the example of FIG. 14, seven substrate housing holes 19A to 19G are formed in the tray body 15a. In the example of FIG. 15, nine substrate housing holes 19 </ b> A to 19 </ b> I for housing a rectangular substrate are formed in the tray body 15 a. 14 and 15, the shape and number of the substrate accommodation holes of the tray 15 can be variously set according to the shape and number of the substrates accommodated. For example, a single substrate accommodation hole may be provided in the tray main body 15 a to accommodate a single substrate in the tray 15. In addition, the shape and number of substrate placement portions provided on the dielectric plate 23 of the substrate susceptor 9 can be variously set according to the shape and number of substrate accommodation holes.

本発明の効果を確認するための実験を行った。具体的には、実験例は第1実施形態に対応するもので、基板載置面31には図13A及び図13Bの直線状溝34と環状溝35は設けないが、基板載置面31は上向きに凸状の球状の曲面とした。一方、比較例は図13A及び図13Bの直線状溝34と環状溝35を基板載置面31に設けたが、基板載置面31を曲面ではなく単なる平坦面とした。基板2の反り量Cw(図7参照)を異ならせて中央領域2cと外周縁領域2dの温度を測定した。実験例における基板載置面31の突出量Cmは80μmとした(比較例はCm=0)。測定条件は以下の通りである。基板2は直径3inchのサファイア基板上に5μmの厚さのGaN層を形成したものを使用した。基板2の反り量Cwは0〜200μmの範囲であった。エッチングガスとしてはCl2を使用した。Cl2の供給量は50sccmとし、チャンバ3内の圧力を1.0Paに維持した。ICPコイル5に供給する高周波電力は900Wと、基板サセプタ9に供給するバイアス電力は600Wとした。静電吸着用電極40に印加する直流電圧は、+2000Vとした。基板載置面31と基板2の下面2aとの間には伝熱ガスとしてヘリウムを1600Paで充填した。下部電極としての基板サセプタ9の温度は15℃とした。実験結果を図16に示す。 Experiments were conducted to confirm the effects of the present invention. Specifically, the experimental example corresponds to the first embodiment, and the substrate mounting surface 31 is not provided with the linear groove 34 and the annular groove 35 of FIGS. 13A and 13B. A spherical surface that is convex upward is used. On the other hand, in the comparative example, the linear groove 34 and the annular groove 35 of FIGS. 13A and 13B are provided on the substrate mounting surface 31, but the substrate mounting surface 31 is not a curved surface but a simple flat surface. The temperatures of the central region 2c and the outer peripheral region 2d were measured by varying the warpage amount Cw (see FIG. 7) of the substrate 2. The protrusion amount Cm of the substrate mounting surface 31 in the experimental example was set to 80 μm (Cm = 0 in the comparative example). The measurement conditions are as follows. The substrate 2 used was a sapphire substrate having a diameter of 3 inches formed with a GaN layer having a thickness of 5 μm. The warpage amount Cw of the substrate 2 was in the range of 0 to 200 μm. Cl 2 was used as an etching gas. The supply amount of Cl 2 was 50 sccm, and the pressure in the chamber 3 was maintained at 1.0 Pa. The high frequency power supplied to the ICP coil 5 was 900 W, and the bias power supplied to the substrate susceptor 9 was 600 W. The DC voltage applied to the electrostatic adsorption electrode 40 was + 2000V. Helium was filled at 1600 Pa as a heat transfer gas between the substrate placement surface 31 and the lower surface 2 a of the substrate 2. The temperature of the substrate susceptor 9 as the lower electrode was 15 ° C. The experimental results are shown in FIG.

図16から実験例では基板2の温度は中央領域2cと外周縁領域2bのいずれでも、比較例の場合よりも低いことが確認できる。また、実験例では、基板2の中央領域2cと外周縁領域2dの温度差が、比較例の場合よりも小さいことが確認できる。特に、基板2の反り量Cwが100μmの場合、比較例では中央領域2cと外周縁領域2dの温度差Δt’が10〜15℃程度であるのに対して、実験例では中央領域2cと外周縁領域2dの温度差Δtは3℃程度に過ぎない。これらより、実験例(本発明)では、基板載置面31を曲面状とすることで、反りを有する基板2を効果的かつ均一に冷却できる。   It can be confirmed from FIG. 16 that in the experimental example, the temperature of the substrate 2 is lower in both the central region 2c and the outer peripheral region 2b than in the comparative example. In the experimental example, it can be confirmed that the temperature difference between the central region 2c and the outer peripheral region 2d of the substrate 2 is smaller than that in the comparative example. In particular, when the warpage amount Cw of the substrate 2 is 100 μm, the temperature difference Δt ′ between the central region 2c and the outer peripheral edge region 2d is about 10 to 15 ° C. in the comparative example, while the central region 2c and the outer region are in the experimental example. The temperature difference Δt in the peripheral region 2d is only about 3 ° C. Accordingly, in the experimental example (the present invention), the substrate mounting surface 31 is formed in a curved shape, whereby the substrate 2 having warpage can be effectively and uniformly cooled.

ICP型のドライエッチング処理装置を例に本発明を説明したが、平行平板型のRIE(リアクティブイオン)型のドライエッチング、プラズマCVD用プラズマ処理装置等の他のプラズマ処理装置にも本発明を適用できる。   Although the present invention has been described by taking an ICP type dry etching processing apparatus as an example, the present invention is also applied to other plasma processing apparatuses such as a parallel plate type RIE (reactive ion) type dry etching and a plasma processing apparatus for plasma CVD. Applicable.

本発明の第1実施形態に係るドライエッチング装置の模式的な断面図。1 is a schematic cross-sectional view of a dry etching apparatus according to a first embodiment of the present invention. 本発明の第1実施形態に係るドライエッチング装置の模式的な平面図。1 is a schematic plan view of a dry etching apparatus according to a first embodiment of the present invention. トレイ及び誘電体板を示す斜視図。The perspective view which shows a tray and a dielectric material board. トレイの平面図。The top view of a tray. 図4Aの断面図。FIG. 4B is a cross-sectional view of FIG. 4A. 誘電体板の平面図。The top view of a dielectric material board. 図5Aの断面図。FIG. 5B is a cross-sectional view of FIG. 5A. 図1の部分拡大図(トレイは誘電体板の上方に位置している。)。FIG. 2 is a partially enlarged view of FIG. 1 (the tray is located above the dielectric plate). 図1の部分拡大図(トレイは誘電体板に向けて降下している。)。FIG. 2 is a partially enlarged view of FIG. 1 (the tray is lowered toward the dielectric plate). 図1の部分拡大図(トレイは誘電体板のトレイ支持面に載置されている。)。FIG. 2 is a partially enlarged view of FIG. 1 (the tray is placed on the tray support surface of the dielectric plate). 基板を示す模式図。The schematic diagram which shows a board | substrate. 基板載置面の部分拡大図。The elements on larger scale of a substrate mounting surface. 本発明の第2実施形態に係るドライエッチング装置の模式的な断面図。The typical sectional view of the dry etching device concerning a 2nd embodiment of the present invention. 図9の部分拡大図。The elements on larger scale of FIG. 本発明の第3実施形態に係るドライエッチング装置の模式的な断面図。The typical sectional view of the dry etching device concerning a 3rd embodiment of the present invention. 図11の部分拡大図。The elements on larger scale of FIG. 誘電体板の代案を示す平面図。The top view which shows the alternative of a dielectric material board. 図13Aの断面図。FIG. 13B is a cross-sectional view of FIG. トレイの第1の代案を示す平面図。The top view which shows the 1st alternative of a tray. トレイの第2の代案を示す平面図。The top view which shows the 2nd alternative of a tray. 基板の反りと温度の関係を示すグラフ。The graph which shows the relationship between the curvature of a board | substrate, and temperature.

1 ドライエッチング装置
2 基板
2a 下面
2b 中心
2c 中央領域
2d 外周縁領域
3 チャンバ
3a ゲート
3b エッチングガス供給口
3c 排気口
4 天板
5 ICPコイル
6 マッチング回路
7 高周波電源
9 基板サセプタ
10 ロードドック室
12 エッチングガス供給源
13 真空排気装置
15 トレイ
15a トレイ本体
15b 上面
15c 下面
15d 孔壁
15e 位置決め切欠
16 搬送アーム
16a 位置決め突起
17 駆動装置
18 昇降ピン
19A〜19D 基板収容孔
21 基板支持部
21a 上面
21b 先端面
22A,22B センサ
23 誘電体板
24 金属板
25 スペーサ板
26 ガイド筒体
27 アースシールド
28 トレイ支持面
29A〜29D 基板載置部
31 基板載置面
31a 底壁
31b 中心
31c 中央領域
31d 外周縁領域
32 円環状突出部
33 円柱状突起
34 直線状溝
35 円環状溝
36 円形開口
40,40A,40B 静電吸着用電極
41 直流電源
42 抵抗
43 直流電圧印加機構
44 供給孔
45 伝熱ガス供給機構
46 伝熱ガス源
47 供給流路
48 流量計
49 流量制御バルブ
50 圧力計
51 排出流路
52 カットオフバルブ
53 バイパス流路
54 排気口
56 高周波印加機構
57 高周波電源
58 可変容量コンデンサ
59 冷却機構
60 冷媒流路
61 冷媒循環装置
63 コントローラ
DESCRIPTION OF SYMBOLS 1 Dry etching apparatus 2 Substrate 2a Lower surface 2b Center 2c Center region 2d Outer peripheral edge region 3 Chamber 3a Gate 3b Etching gas supply port 3c Exhaust port 4 Top plate 5 ICP coil 6 Matching circuit 7 High frequency power source 9 Substrate susceptor 10 Load dock chamber 12 Etching Gas supply source 13 Vacuum exhaust device 15 Tray 15a Tray main body 15b Upper surface 15c Lower surface 15d Hole wall 15e Positioning notch 16 Transfer arm 16a Positioning protrusion 17 Drive device 18 Lifting pins 19A to 19D Substrate receiving hole 21 Substrate support portion 21a Upper surface 21b Front end surface 22A , 22B sensor 23 dielectric plate 24 metal plate 25 spacer plate 26 guide cylinder 27 ground shield 28 tray support surface 29A to 29D substrate mounting portion 31 substrate mounting surface 31a bottom wall 31b center 31c central region 31d Outer peripheral edge region 32 Circular protrusion 33 Cylindrical protrusion 34 Linear groove 35 Circular groove 36 Circular opening 40, 40A, 40B Electrostatic adsorption electrode 41 DC power supply 42 Resistance 43 DC voltage application mechanism 44 Supply hole 45 Heat transfer Gas supply mechanism 46 Heat transfer gas source 47 Supply flow path 48 Flow meter 49 Flow control valve 50 Pressure gauge 51 Discharge flow path 52 Cut-off valve 53 Bypass flow path 54 Exhaust port 56 High frequency application mechanism 57 High frequency power supply 58 Variable capacity capacitor 59 Cooling Mechanism 60 Refrigerant flow path 61 Refrigerant circulation device 63 Controller

Claims (5)

減圧可能なチャンバと、
前記チャンバ内にプラズマを発生させるプラズマ発生源と、
厚み方向に貫通する基板収容孔が設けられ、前記基板収容孔の孔壁から突出し、前記基板収容孔内に収容された基板の下面の外周縁部分を支持する基板支持部を備える、前記チャンバ内へ搬入搬出可能なトレイと、
前記チャンバ内に設けられ、前記チャンバ内に搬入される前記基板を収容した前記トレイの下面を支持するトレイ支持部と、このトレイ支持部から上向きに突出し、前記トレイの下面側から前記基板収容孔に挿入され、かつその上端面である基板載置面に前記基板の下面が載置される基板載置部とを備え、前記基板載置面は上向きに凸状の曲面である、誘電体部材と、
前記基板載置部に少なくとも一部が内蔵された、前記基板を前記基板載置面に静電吸着するための静電吸着用電極と、
前記静電吸着用電極に直流電圧を印加する直流電圧印加機構と、
前記基板と前記基板載置面との間の空間に伝熱ガスを供給する伝熱ガス供給機構と
を備え
前記基板は、サファイア基板上にGaN層をエピタキシャル成長させた基板であり、エピタキシャル成長の際に生じた反りを有するものであり、
前記基板載置面の曲率は前記基板が有する反りの曲率よりも小さいことを特徴とする、プラズマ処理装置。
A depressurizable chamber;
A plasma generation source for generating plasma in the chamber;
A substrate receiving hole provided in the chamber, the substrate receiving hole penetrating in the thickness direction, and protruding from a hole wall of the substrate receiving hole and supporting an outer peripheral edge portion of a lower surface of the substrate accommodated in the substrate accommodating hole. A tray that can be carried in and out,
A tray support portion provided in the chamber and supporting a lower surface of the tray that accommodates the substrate carried into the chamber, and protrudes upward from the tray support portion, and the substrate receiving hole from the lower surface side of the tray And a substrate mounting portion on which a lower surface of the substrate is mounted on a substrate mounting surface which is an upper end surface thereof, and the substrate mounting surface is an upwardly convex curved surface When,
An electrostatic chucking electrode for electrostatically chucking the substrate on the substrate mounting surface, at least part of which is built in the substrate mounting unit;
A DC voltage application mechanism for applying a DC voltage to the electrostatic adsorption electrode;
A heat transfer gas supply mechanism for supplying a heat transfer gas to a space between the substrate and the substrate mounting surface ;
The substrate is a substrate obtained by epitaxially growing a GaN layer on a sapphire substrate, and has a warp generated during epitaxial growth,
The plasma processing apparatus, wherein a curvature of the substrate mounting surface is smaller than a curvature of warpage of the substrate .
前記静電吸着用電極は前記基板載置面に沿った曲面状であることを特徴とする、請求項1に記載のプラズマ処理装置。 The plasma processing apparatus according to claim 1, wherein the electrostatic chucking electrode has a curved surface shape along the substrate mounting surface. 前記静電吸着用電極は、前記基板載置面に沿って配置された複数の部分を備えることを特徴とする、請求項1に記載のプラズマ処理装置。 The plasma processing apparatus according to claim 1, wherein the electrostatic adsorption electrode includes a plurality of portions arranged along the substrate mounting surface. 前記基板載置面に載置された前記基板の下面が前記トレイの前記基板支持部から所定量離間するように、前記トレイの下面から前記基板支持部の上面までの距離が、前記トレイ支持部から前記基板載置面までの距離よりも短く設定されていることを特徴とする、請求項1から請求項3のいずれか1項に記載のプラズマ処理装置。 The distance from the lower surface of the tray to the upper surface of the substrate support portion is such that the lower surface of the substrate placed on the substrate placement surface is separated from the substrate support portion of the tray by a predetermined amount. The plasma processing apparatus according to claim 1, wherein the plasma processing apparatus is set to be shorter than a distance from the substrate mounting surface to the substrate mounting surface. 前記トレイに前記基板収容孔が複数個設けられ、
前記誘電体部材は前記基板載置部を複数個備え、個々の前記基板載置部がそれぞれ個々の基板収容孔に挿入されることを特徴とする、請求項1から請求項4のいずれか1項に記載のプラズマ処理装置。
A plurality of the substrate accommodation holes are provided in the tray,
5. The dielectric member according to claim 1, wherein the dielectric member includes a plurality of the substrate mounting portions, and each of the substrate mounting portions is inserted into each of the substrate receiving holes. The plasma processing apparatus according to item.
JP2009076588A 2009-03-26 2009-03-26 Plasma processing equipment Active JP5324975B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009076588A JP5324975B2 (en) 2009-03-26 2009-03-26 Plasma processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009076588A JP5324975B2 (en) 2009-03-26 2009-03-26 Plasma processing equipment

Publications (2)

Publication Number Publication Date
JP2010232315A JP2010232315A (en) 2010-10-14
JP5324975B2 true JP5324975B2 (en) 2013-10-23

Family

ID=43047893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009076588A Active JP5324975B2 (en) 2009-03-26 2009-03-26 Plasma processing equipment

Country Status (1)

Country Link
JP (1) JP5324975B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012146935A (en) * 2011-01-14 2012-08-02 Sharp Corp Wafer processor
US20140154832A1 (en) * 2011-07-26 2014-06-05 Shogo Okita Plasma processing apparatus and plasma processing method
JP2014063872A (en) * 2012-09-21 2014-04-10 Sumitomo Electric Ind Ltd Method for manufacturing semiconductor device and deposition device
US9865437B2 (en) * 2014-12-30 2018-01-09 Applied Materials, Inc. High conductance process kit
CN111863665B (en) * 2020-07-31 2024-03-15 西安奕斯伟材料科技股份有限公司 A silicon wafer heating device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08274150A (en) * 1995-03-31 1996-10-18 Nec Corp Electrostatic attracting stage
JP2000124299A (en) * 1998-10-16 2000-04-28 Hitachi Ltd Semiconductor device manufacturing method and semiconductor manufacturing apparatus
JP4067928B2 (en) * 2002-09-27 2008-03-26 株式会社東芝 Method for manufacturing gallium nitride compound semiconductor device and method for processing gallium nitride compound semiconductor layer
JP4361045B2 (en) * 2005-10-12 2009-11-11 パナソニック株式会社 Plasma processing apparatus and plasma processing method

Also Published As

Publication number Publication date
JP2010232315A (en) 2010-10-14

Similar Documents

Publication Publication Date Title
JP4709945B2 (en) Plasma processing apparatus and plasma processing method
WO2010109848A1 (en) Plasma processing apparatus and plasma processing method
JP4361045B2 (en) Plasma processing apparatus and plasma processing method
US11527429B2 (en) Substrate support assembly for high temperature processes
KR101153118B1 (en) Plasma processing apparatus and plasma processing method
JP5243465B2 (en) Plasma processing equipment
KR102056723B1 (en) Electrostatic chuck and semiconductor/liquid crystal manufacturing equipment
JP2007109771A (en) Tray for plasma processing equipment
CN110120329B (en) Plasma processing device
JP5595549B2 (en) Tray for plasma processing apparatus, plasma processing apparatus, and plasma processing method
JP2013153171A (en) Plasma processing apparatus and plasma processing method
JP5324975B2 (en) Plasma processing equipment
JP2020017590A (en) Substrate support device and plasma processing device
JP2010225775A (en) Plasma processing equipment
JP2010232250A (en) Plasma processing equipment
JP5539436B2 (en) Plasma processing apparatus and plasma processing method
JP4781445B2 (en) Plasma processing apparatus and plasma processing method
JP4969595B2 (en) Plasma processing apparatus and plasma processing method
JP5291644B2 (en) Tray for plasma processing equipment
JP4783440B2 (en) Plasma processing apparatus and plasma processing method
CN115692191A (en) Support unit, device and method for processing substrate with support unit
JP2017220591A (en) Plasma processing apparatus, plasma processing method, and tray for plasma processing apparatus
JP2012129342A (en) Plasma processing method of substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110309

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110922

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130129

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130327

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130716

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130719

R150 Certificate of patent or registration of utility model

Ref document number: 5324975

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150