JP5404118B2 - Printed wiring board - Google Patents
Printed wiring board Download PDFInfo
- Publication number
- JP5404118B2 JP5404118B2 JP2009071234A JP2009071234A JP5404118B2 JP 5404118 B2 JP5404118 B2 JP 5404118B2 JP 2009071234 A JP2009071234 A JP 2009071234A JP 2009071234 A JP2009071234 A JP 2009071234A JP 5404118 B2 JP5404118 B2 JP 5404118B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- printed wiring
- wiring board
- traveling direction
- discarded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structure Of Printed Boards (AREA)
Description
本発明は、プリント配線基板において、特にリフロー時のプリント配線基板のソリ発生を防止して、はんだ付け不良を低減するプリント配線基板に関する。 The present invention relates to a printed wiring board that prevents warpage of the printed wiring board, particularly during reflow, and reduces soldering defects.
プリント配線基板に電子部品を乗せてリフローによりはんだ付けを行う場合、リフロー時に受ける熱により、プリント配線基板にソリが生じることがある。このソリは、はんだブリッジの一因となっている。こうしたリフロー時のソリ防止方法として、従来ソリ防止専用治具を用いる方法があり、特許文献1及び2に開示されるものがある。 When an electronic component is placed on a printed wiring board and soldered by reflow, the printed wiring board may be warped due to heat received during reflow. This warping contributes to the solder bridge. As a warping prevention method at the time of such reflow, there is a conventional method using a jig for preventing warping, and there are those disclosed in Patent Documents 1 and 2.
特許文献1に記載の発明では、リフロー時に、強度が高く重い治具をプリント配線基板上に載せることにより、治具の自重でソリを防止する。このような設計工程で製造されるプリント配線基板に関して、図6を用いて説明する。 In the invention described in Patent Document 1, warping is prevented by the weight of the jig by placing a heavy and heavy jig on the printed wiring board during reflow. A printed wiring board manufactured in such a design process will be described with reference to FIG.
図6はソリ防止専用治具を用いたプリント配線基板の斜視図である。ソリ防止治具102はロ字型にステンレス鋼で形成され、リフロー処理時にプリント配線基板103上に仮止めされた半導体チップ101を取り囲むようにプリント配線基板103上に配置される。こうしてソリ防止治具102の重量によってプリント配線基板103を固定することによって、リフロー処理時の熱によってプリント配線基板103が反るのを防止する。 FIG. 6 is a perspective view of the printed wiring board using the jig for preventing warpage. The warp prevention jig 102 is formed of stainless steel in a square shape and is arranged on the printed wiring board 103 so as to surround the semiconductor chip 101 temporarily fixed on the printed wiring board 103 during the reflow process. By fixing the printed wiring board 103 by the weight of the warp prevention jig 102 in this way, the printed wiring board 103 is prevented from warping due to heat during the reflow process.
特許文献2に記載の発明では、捨て基板を基板本体の板厚より厚くし、プリント配線基板の捨て基板の厚みを増した強度によりソリを防止する。このようなプリント配線基板に関して、図7を用いて説明する。 In the invention described in Patent Document 2, the thickness of the discarded substrate is made thicker than the thickness of the substrate body, and the warp is prevented by the strength obtained by increasing the thickness of the discarded substrate of the printed wiring board. Such a printed wiring board will be described with reference to FIG.
図7は捨て基板の厚みを増したプリント配線基板の断面図である。切れ込みパターン110で分割された捨て基板112の積層数を基板本体111より多くする。捨て基板112が基板本体111より厚くなり、基板強度が向上し、リフロー時のソリを防止する。 FIG. 7 is a cross-sectional view of a printed wiring board in which the thickness of the discarded board is increased. The number of discarded substrates 112 divided by the cut pattern 110 is made larger than that of the substrate body 111. The discarded substrate 112 becomes thicker than the substrate body 111, the substrate strength is improved, and warping during reflow is prevented.
しかしながら、特許文献1に記載されるようなソリ防止専用治具を用いる方法では、形状及び寸法が異なる多種類の治具を用意しておき、プリント配線基板の種類に応じて治具を使い分ける必要がある。更にリフローの都度、治具の装着と取り外しが必要であり余計な時間がかかる。 However, in the method using the jig for preventing warpage as described in Patent Document 1, it is necessary to prepare various types of jigs having different shapes and dimensions, and use different jigs according to the type of the printed wiring board. There is. Furthermore, each time the reflow is performed, it is necessary to attach and remove the jig, which takes extra time.
また、特許文献2に記載されるような捨て基板の厚みを増す方法は、一様な厚みのプリント配線基板に比べ捨て基板の箇所について更に一層分上乗せのための追加工が必要となりコストが高くなる。 In addition, the method for increasing the thickness of the discarded substrate as described in Patent Document 2 requires additional work for adding the discarded substrate to the portion of the discarded substrate, as compared with the printed wiring substrate having a uniform thickness, and the cost is high. Become.
そこで、本発明の課題は、ソリ防止専用治具を用いず、又、強度向上のための追加工をせずに、リフロー時にプリント配線基板のソリが発生することを抑制するプリント配線基板を提供することにある。 Therefore, the object of the present invention is to provide a printed wiring board that suppresses the generation of warpage of the printed wiring board during reflow without using a dedicated warp prevention jig and without additional work for improving the strength. There is to do.
上記課題を解決するために、本発明のプリント配線基板は、複数の基板本体と捨て基板に区画され、進行方向と平行な端部を支持されて進行されながら電子部品が実装されるプリント配線基板において、前記捨て基板は、前記進行方向と直交する方向に延び、前記進行方向と直交する方向で隣り合う前記複数の基板本体の縁部に跨って、前記進行方向の最先端側の縁部、前記進行方向の最後端側の縁部、及び、前記進行方向で隣り合う前記複数の基板本体の間の部位に配置され、前記捨て基板の厚み及び前記複数の基板本体の厚みは一様であり、前記捨て基板の部位以外の前記複数の基板本体の縁部には、前記進行方向に沿うように、前記複数の基板本体の間を分割する切れ込みパターンが形成され、前記捨て基板には、前記進行方向に沿うような切れ込みパターンが形成されないことを特徴とする。 In order to solve the above-mentioned problems, a printed wiring board according to the present invention is divided into a plurality of board bodies and a discarded board, and a printed wiring board on which electronic components are mounted while being supported while supporting an end parallel to the traveling direction. The thrown substrate extends in a direction perpendicular to the traveling direction, straddles the edge of the plurality of substrate bodies adjacent in the direction orthogonal to the traveling direction, and the edge on the most distal side in the traveling direction, Arranged at the edge on the rearmost end side in the traveling direction and the portion between the plurality of substrate bodies adjacent in the traveling direction, the thickness of the discarded substrate and the thickness of the plurality of substrate bodies are uniform. In addition, at the edge of the plurality of substrate bodies other than the portion of the discarded substrate, a notch pattern is formed that divides the plurality of substrate bodies along the traveling direction, Along the direction of travel Wherein the UNA cut pattern is not formed.
本発明によれば、捨て基板は、進行方向と直交する方向で隣り合う基板本体の縁部に跨って配置される。したがって、進行方向と直交する方向でプリント配線基板の全体としての強度が向上する。その結果、ソリ防止専用治具が用いられず、又、強度向上のための追加工がされずに、リフロー時にプリント配線基板のソリが発生することが抑制される。 According to the present invention, the discarded substrate is disposed across the edge of the substrate body adjacent in the direction orthogonal to the traveling direction. Therefore, the strength of the entire printed wiring board is improved in the direction orthogonal to the traveling direction. As a result, it is possible to suppress warping of the printed circuit board during reflow without using a dedicated warp prevention jig and without additional processing for improving the strength.
以下、本発明の一実施形態に係るプリント配線基板3を図面に基づき詳しく説明する。但し、この実施形態に記載される構成部品の寸法、材質、形状、その相対位置等は、特に特定的な記載が無い限りは、この発明の範囲をそれらのみに限定する主旨のものはない。 Hereinafter, a printed wiring board 3 according to an embodiment of the present invention will be described in detail with reference to the drawings. However, the dimensions, materials, shapes, relative positions, etc. of the components described in this embodiment are not intended to limit the scope of the present invention only to those unless otherwise specified.
図1は、本発明の一実施形態におけるプリント配線基板3の構成を示す平面図である。図1に示されるように、プリント配線基板3は、『複数』例えば4つの基板本体1と『複数』例えば3つの捨て基板2に区画されて、面付けされる。プリント配線基板3は、実装過程で、進行方向Aと平行な端部を支持されて進行されながら図示しない電子部品が実装される。ここでいう進行方向Aは、プリント配線基板3が電子部品を実装される過程で、例えば実装レールに支持されて進行する方向をいう。なお、各々の基板本体1の形状は平面視で四角形となるように形成されるが、必ずしもこれに限定されない。基板本体1の角部に多少の丸みが付けられていても良いし、その他の形状も含まれる。 FIG. 1 is a plan view showing a configuration of a printed wiring board 3 according to an embodiment of the present invention. As shown in FIG. 1, the printed wiring board 3 is divided into “plurality”, for example, four substrate bodies 1 and “plurality”, for example, three discarded substrates 2, and is impositioned. In the mounting process, the printed wiring board 3 is mounted with an electronic component (not shown) while being supported while its end parallel to the traveling direction A is supported. The advancing direction A here refers to a direction in which the printed wiring board 3 is supported by a mounting rail, for example, in the process of mounting electronic components. In addition, although the shape of each board | substrate body 1 is formed so that it may become a rectangle by planar view, it is not necessarily limited to this. The corners of the substrate body 1 may be slightly rounded, and other shapes are also included.
捨て基板2は、進行方向Aと直交する方向(直交方向B)に延び、進行方向Aと直交する方向で隣り合う基板本体1の縁部に跨って配置される。すなわち、捨て基板2は、プリント配線基板3の進行方向Aの最先端側の縁部、プリント配線基板3の進行方向Aの最後端側の縁部に配置される。また、捨て基板2は、プリント配線基板3の進行方向Aで隣り合う基板本体1の間の部位に配置される。こうした捨て基板2によって、プリント配線基板3では進行方向Aと直交する方向の強度が向上され、プリント配線基板3が進行方向Aから視てV字型に反ることが防止される。なお、前述の『縁部』には、例えば、四角形であれば辺に相当し、円径であれば端部すなわち一点をいう。 The discarded substrate 2 extends in a direction orthogonal to the traveling direction A (orthogonal direction B), and is disposed across the edge of the substrate body 1 adjacent in the direction orthogonal to the traveling direction A. That is, the discarded board 2 is disposed at the edge on the most distal side in the traveling direction A of the printed wiring board 3 and the edge on the rearmost side in the traveling direction A of the printed wiring board 3. Further, the discarded substrate 2 is disposed at a portion between the substrate bodies 1 adjacent to each other in the traveling direction A of the printed wiring board 3. Such a discarded substrate 2 improves the strength of the printed wiring board 3 in the direction orthogonal to the traveling direction A, and prevents the printed wiring board 3 from warping in a V shape when viewed from the traveling direction A. The “edge” described above corresponds to, for example, a side if it is a quadrangle, and an end, that is, one point if it is a circle.
捨て基板2が分割してプリント配線基板3に面付けされることで、プリント配線基板3の反りに対するムラの発生が抑制される。基板本体1の面付けが増えた場合であっても、基板本体1の各々の間に捨て基板2を複数個所に配置することにより、同様の効果が得られる。 By disposing the discarded substrate 2 and imposing it on the printed wiring board 3, the occurrence of unevenness with respect to the warp of the printed wiring board 3 is suppressed. Even when the imposition of the substrate body 1 is increased, the same effect can be obtained by disposing the discarded substrates 2 at a plurality of positions between the substrate bodies 1.
さらに、捨て基板2の表面や裏面の全面に銅箔パターンが形成されると、捨て基板2の強度はさらに向上する。 Furthermore, when a copper foil pattern is formed on the entire surface of the discard substrate 2 and the back surface, the strength of the discard substrate 2 is further improved.
なお、捨て基板2は、進行方向Aの最先端側の縁部、進行方向Aの最後端側の縁部、及び、進行方向Aで隣り合う基板本体1の間の部位の少なくとも何れか1つに配置されればよい場合もある。プリント配線基板3の強度がV字状に反らない程度に確保できる場合には、捨て基板2の数は適宜低減されても良い。または、反対に、進行方向Aで隣り合う基板本体1同士の間の部位の全てに、進行方向Aと直交する方向に延びるように捨て基板2は配置されても良い。 The discarded substrate 2 is at least one of an edge portion on the most distal side in the traveling direction A, an edge portion on the rearmost end side in the traveling direction A, and a portion between the substrate bodies 1 adjacent in the traveling direction A. In some cases, it may be arranged. When the strength of the printed wiring board 3 can be secured to such an extent that it does not warp in a V shape, the number of discarded boards 2 may be appropriately reduced. Alternatively, the discarded substrate 2 may be disposed so as to extend in a direction orthogonal to the traveling direction A in all the portions between the substrate bodies 1 adjacent in the traveling direction A.
図2は、従来のプリント配線基板30の構成を示す斜視図である。図2に示されるように、プリント配線基板30には、進行方向Aと直交する方向に捨て基板2が配置されていない。捨て基板2を配置されないために、プリント配線基板30はV字型に反り易くなっている。図2に示されるように、プリント配線基板30は、進行方向Aでは左右の辺が2本の実装レール5に挟まれた状態で支持されている。そのために、プリント配線基板30は、進行方向Aでは反ることがない。しかし、プリント配線基板30は、進行方向Aと直交する方向では、進行方向Aへと延びる基板分割のための切れ込みパターン4により強度が低下しているために、V字状に反る虞がある。こうした虞は、図1に示された捨て基板2の存在により解消される。 FIG. 2 is a perspective view showing a configuration of a conventional printed wiring board 30. As shown in FIG. 2, the discarded substrate 2 is not disposed on the printed wiring board 30 in the direction orthogonal to the traveling direction A. Since the discarded substrate 2 is not disposed, the printed wiring board 30 is easily warped in a V shape. As shown in FIG. 2, the printed wiring board 30 is supported in a state in which the left and right sides are sandwiched between two mounting rails 5 in the traveling direction A. Therefore, the printed wiring board 30 does not warp in the traveling direction A. However, the printed wiring board 30 may be warped in a V shape in the direction orthogonal to the traveling direction A because the strength is reduced by the cut pattern 4 for dividing the board extending in the traveling direction A. . Such a fear is eliminated by the presence of the discarded substrate 2 shown in FIG.
図3は、プリント配線基板3の厚みを示す斜視図である。図3に示されるように、プリント配線基板3は、捨て基板の厚みH2及び基板本体の厚みH1が一様(同じ)に構成される。そして、隣り合う基板本体1同士の間、又は、基板本体1及び捨て基板2の間には、ミシン目状に切れ込みパターン4が形成される個所がある。前述のように、プリント配線基板3には、進行方向Aと直交する方向に複数の捨て基板2が離して配置されることから、反りに対するプリント配線基板3の強度は向上する。そのために、従来のように、あえて捨て基板2の厚みを追加工により層を増すなどして強度上げる必要はない。 FIG. 3 is a perspective view showing the thickness of the printed wiring board 3. As shown in FIG. 3, the printed wiring board 3 is configured such that the thickness H2 of the discarded board and the thickness H1 of the board body are uniform (same). And between the board | substrate bodies 1 which adjoin each other, or between the board | substrate body 1 and the discard board | substrate 2, there exists a location where the notch pattern 4 is formed in perforated form. As described above, since the plurality of discarded substrates 2 are arranged apart from each other in the direction orthogonal to the traveling direction A on the printed wiring board 3, the strength of the printed wiring board 3 against warping is improved. Therefore, unlike the prior art, it is not necessary to increase the strength of the discarded substrate 2 by increasing the thickness of the discarded substrate 2 by additional processing.
切れ込みパターン4は、基板本体1を分割するために、基板本体1の縁部に形成される。切れ込みパターン4は、進行方向Aで隣り合う基板本体1同士の間の捨て基板2に沿って形成されている。また、切れ込みパターン4は、進行方向Aと直交する幅方向で隣り合う基板本体1同士の間に形成されている。これらのように、切れ込みパターン4は、捨て基板2の部位以外の基板本体1の縁部に形成される。つまり、捨て基板2には、基板分割のための切れ込みパターン4が配置されない。切れ込みパターン4は捨て基板2を回避して配置される。前述のプリント配線基板3では、進行方向Aで隣り合う基板本体1同士の間の捨て基板2に沿う切れ込みパターン4は、捨て基板2を跨がないように捨て基板2で隔てられている。これにより、プリント配線基板3の強度が向上する。 The cut pattern 4 is formed at the edge of the substrate body 1 in order to divide the substrate body 1. The cut pattern 4 is formed along the discarded substrate 2 between the substrate bodies 1 adjacent in the traveling direction A. Further, the cut pattern 4 is formed between the substrate bodies 1 adjacent to each other in the width direction orthogonal to the traveling direction A. As described above, the cut pattern 4 is formed at the edge of the substrate body 1 other than the portion of the discarded substrate 2. That is, the notch pattern 4 for dividing the substrate is not disposed on the discarded substrate 2. The cut pattern 4 is disposed avoiding the discarded substrate 2. In the printed wiring board 3 described above, the cut pattern 4 along the discarded board 2 between the board bodies 1 adjacent in the traveling direction A is separated by the discarded board 2 so as not to straddle the discarded board 2. Thereby, the strength of the printed wiring board 3 is improved.
切れ込みパターン4はミシン目状に形成される。ミシン目状の方がVカットの場合に比べてプリント配線基板3の全体としてのソリに対する強度を強く確保できるからである。 The cut pattern 4 is formed in a perforated shape. This is because the perforated shape of the printed wiring board 3 as a whole can have a stronger strength against warpage than in the case of the V-cut.
図4は、基板分割のための切れ込みパターンがVカットで形成された場合のプリント配線基板40の平面図である。例えばプリント配線基板40に4枚の基板本体1が区画される場合には、基板本体1を分割するための切れ込みパターン6には、通常、ミシン目、又は、Vカットが用いられる。 FIG. 4 is a plan view of the printed wiring board 40 when the cut pattern for dividing the board is formed by V-cut. For example, when four substrate bodies 1 are partitioned on the printed wiring board 40, the perforation pattern 6 for dividing the substrate body 1 is usually a perforation or a V cut.
しかし基板分割のための切れ込みパターン6をVカットで用いた場合、プリント配線基板3の加工上、図4のように捨て基板2までその切れ込みパターン6が配置され、捨て基板2のソリに対する強度が低下してしまう。そのため、基板分割のための切れ込みパターン6は、基板本体1を分割する所だけ(図3参照)に配置することが可能なミシン目である必要がある。 However, when the cut pattern 6 for dividing the substrate is used in a V-cut, the cut pattern 6 is disposed up to the discarded substrate 2 as shown in FIG. It will decline. Therefore, the cut pattern 6 for dividing the substrate needs to be a perforation that can be arranged only at a place where the substrate body 1 is divided (see FIG. 3).
以上説明した本実施形態のプリント配線基板3によれば、捨て基板2は、進行方向Aと直交する方向で隣り合う基板本体1の縁部に跨って配置される。したがって、進行方向Aと直交する方向でプリント配線基板3の全体としての強度が向上する。その結果、ソリ防止専用治具が用いられず、又、強度向上のための追加工がされずに、リフロー時にプリント配線基板3のソリが発生することが抑制される。 According to the printed wiring board 3 of this embodiment described above, the discarded board 2 is disposed across the edge of the board body 1 adjacent in the direction orthogonal to the traveling direction A. Therefore, the strength of the entire printed wiring board 3 is improved in the direction orthogonal to the traveling direction A. As a result, it is possible to suppress the warpage of the printed wiring board 3 during reflow without using a dedicated warp prevention jig and without additional processing for improving the strength.
加えて、従来のように、ソリ防止治具を用いる必要性はなく、従来例のようなプリント配線基板の追加工分のコストアップは抑制される。 In addition, unlike the prior art, there is no need to use a warp preventing jig, and the cost increase for the additional work of the printed wiring board as in the conventional example is suppressed.
図5は、本発明の変形形態におけるプリント配線基板31の構成を示す平面図である。図5に示されるように、捨て基板2は、必ずしも、進行方向Aと直交する幅方向における基板本体1の縁部の全体に沿って配置される必要はない。進行方向Aと直交する幅方向で、隣り合う基板本体1同士に跨って配置できれば、捨て基板2は基板本体1の縁部の一部のみに配置されても良い。 FIG. 5 is a plan view showing the configuration of the printed wiring board 31 according to a modification of the present invention. As shown in FIG. 5, the discarded substrate 2 does not necessarily have to be disposed along the entire edge of the substrate body 1 in the width direction orthogonal to the traveling direction A. The discarded substrate 2 may be disposed only at a part of the edge of the substrate body 1 as long as it can be disposed across the adjacent substrate bodies 1 in the width direction orthogonal to the traveling direction A.
1 基板本体
2 捨て基板
3、31・・・プリント配線基板
4 切れ込みパターン
5 実装レール
A 進行方向
DESCRIPTION OF SYMBOLS 1 Board body 2 Discarded board 3, 31 ... Printed wiring board 4 Notch pattern 5 Mounting rail A Traveling direction
Claims (5)
前記捨て基板は、前記進行方向と直交する方向に延び、前記進行方向と直交する方向で隣り合う前記複数の基板本体の縁部に跨って、前記進行方向の最先端側の縁部、前記進行方向の最後端側の縁部、及び、前記進行方向で隣り合う前記複数の基板本体の間の部位に配置され、
前記捨て基板の厚み及び前記複数の基板本体の厚みは一様であり、
前記捨て基板の部位以外の前記複数の基板本体の縁部には、前記進行方向に沿うように、前記複数の基板本体の間を分割する切れ込みパターンが形成され、
前記捨て基板には、前記進行方向に沿うような切れ込みパターンが形成されないことを特徴とするプリント配線基板。 In a printed circuit board on which electronic components are mounted while being divided into a plurality of substrate bodies and discarded substrates and supported while being supported at an end parallel to the traveling direction,
The discarded substrate extends in a direction orthogonal to the traveling direction, straddles the edge of the plurality of substrate bodies adjacent in the direction orthogonal to the traveling direction, the edge on the most distal side in the traveling direction, and the traveling Arranged at a portion between the plurality of substrate bodies adjacent to each other in the advancing direction, and an edge portion on the rearmost side in the direction,
The thickness of the discarded substrate and the thickness of the plurality of substrate bodies are uniform,
At the edge of the plurality of substrate bodies other than the portion of the discarded substrate, a notch pattern is formed that divides the plurality of substrate bodies along the traveling direction,
The printed circuit board is characterized in that a cut pattern is not formed on the discarded substrate along the traveling direction .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009071234A JP5404118B2 (en) | 2009-03-24 | 2009-03-24 | Printed wiring board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009071234A JP5404118B2 (en) | 2009-03-24 | 2009-03-24 | Printed wiring board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010225828A JP2010225828A (en) | 2010-10-07 |
| JP5404118B2 true JP5404118B2 (en) | 2014-01-29 |
Family
ID=43042705
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009071234A Expired - Fee Related JP5404118B2 (en) | 2009-03-24 | 2009-03-24 | Printed wiring board |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5404118B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106941762B (en) * | 2017-04-20 | 2020-07-07 | 苏州市华扬电子股份有限公司 | Manufacturing method of flexible circuit board |
| CN112389078B (en) * | 2020-11-18 | 2024-01-16 | 东莞市凯格精机股份有限公司 | Printing equipment and printing method thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002076528A (en) * | 2000-09-04 | 2002-03-15 | Nec Saitama Ltd | Printed wiring board and its manufacturing method |
| JP2002324952A (en) * | 2001-04-24 | 2002-11-08 | Denso Corp | Printed board |
| JP2007088140A (en) * | 2005-09-21 | 2007-04-05 | Cmk Corp | Collective printed wiring board |
-
2009
- 2009-03-24 JP JP2009071234A patent/JP5404118B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2010225828A (en) | 2010-10-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101526069B1 (en) | Composite wiring board | |
| JP2007207781A (en) | Multilayer printed wiring board and method for manufacturing printed wiring board | |
| JP5404118B2 (en) | Printed wiring board | |
| JPH11177191A (en) | Printed wiring boards and multilayer printed wiring boards | |
| CN1913748A (en) | Method of soldering a quad flat package IC on a printed circuit board | |
| JP2014236091A (en) | Printed board and method for processing printed board | |
| US7728233B2 (en) | Connection structure of flexible substrate | |
| JP2015097227A (en) | Composite board | |
| JP5438965B2 (en) | Printed board | |
| JP2015097226A (en) | Composite board | |
| JP6250424B2 (en) | Collective printed wiring board | |
| JP2010258190A (en) | Printed circuit board connector | |
| JP5075114B2 (en) | Product substrate manufacturing method and electronic device | |
| JP2006237099A (en) | Collective printed wiring board | |
| US9844151B2 (en) | Method for manufacturing combined wiring board | |
| JP2004228291A (en) | Substrate for packaging | |
| JP5287425B2 (en) | Wiring board, method of manufacturing electronic circuit using the same, and fixing jig for wiring board | |
| JP2007227859A (en) | Gang-printing substrate, and method of manufacturing gang-printing substrate | |
| JP5534575B2 (en) | Assembly board | |
| JP2015170631A (en) | composite wiring board | |
| WO2022080090A1 (en) | Printed circuit board | |
| JP2009064928A (en) | Hybrid IC with lead frame | |
| JP2022054506A (en) | Printed wiring board | |
| JP2006196733A (en) | Printed wiring board | |
| JP2009038206A (en) | Printed wiring board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120323 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130226 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130430 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131001 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131029 |
|
| LAPS | Cancellation because of no payment of annual fees |