JP5799604B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP5799604B2 JP5799604B2 JP2011137754A JP2011137754A JP5799604B2 JP 5799604 B2 JP5799604 B2 JP 5799604B2 JP 2011137754 A JP2011137754 A JP 2011137754A JP 2011137754 A JP2011137754 A JP 2011137754A JP 5799604 B2 JP5799604 B2 JP 5799604B2
- Authority
- JP
- Japan
- Prior art keywords
- buffer layer
- layer
- thickness
- reciprocal
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
- H10P14/3416—Nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
- H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
- H10D30/473—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT
- H10D30/4732—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having confinement of carriers by multiple heterojunctions, e.g. quantum well HEMT using Group III-V semiconductor material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
- H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
- H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
- H10D30/4755—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs having wide bandgap charge-carrier supplying layers, e.g. modulation doped HEMTs such as n-AlGaAs/GaAs HEMTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2902—Materials being Group IVA materials
- H10P14/2904—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3202—Materials thereof
- H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
- H10P14/3216—Nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3242—Structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3242—Structure
- H10P14/3244—Layer structure
- H10P14/3248—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
Landscapes
- Junction Field-Effect Transistors (AREA)
Description
原料:トリメチルアルミニウム(TMA:Tri Methyl Aluminum)、アンモニア(NH3)
温度:1080℃
圧力:26.6kPa
基板10を形成するSiCと、バッファ層12を形成するAlNとは格子定数が異なる。従って、バッファ層12は、S−K成長モード(Stranski-Krastanov Growth Mode)で成長した結果、図3(a)のようなアイランド構造となる。また、比較例のように、一様な厚さのバッファ層を形成する場合、圧力は例えば13.3kPa程度とする。実施例1のように、凹凸を有するバッファ層を形成する場合、上記のように26.6kPa程度の高い圧力を加えることが好ましい。なお、凹凸を形成するためには、圧力以外に、例えば温度、TMGの量、NH3の量等を調整してもよい。
原料:トリメチルガリウム(TMG:Tri Methyl Gallium)、NH3
TMGの流量:90μmol/min
NH3の流量 :0.9mol/min
温度:1080℃
圧力:13.3kPa
原料:TMA、TMG、NH3
温度:1080℃
圧力:13.3kPa
12 バッファ層
14 チャネル層
16 電子供給層
20 ソース電極
22 ドレイン電極
24 ゲート電極
100 HEMT
Claims (5)
- 炭化シリコンからなる基板と、
前記基板の上面に接触して設けられた窒化アルミニウムからなるバッファ層と、
前記バッファ層の上面に接触して設けられた窒化ガリウムからなるチャネル層と、
前記チャネル層上に設けられた窒化物半導体からなる電子供給層と、
前記電子供給層上に設けられたソース電極、ドレイン電極及びゲート電極と、
前記チャネル層中に生成される二次元電子ガスと、を具備し、
前記バッファ層の厚さの逆数の平均値の逆数は20nm以下であり、
前記バッファ層の最も厚い部分と、最も薄い部分との厚さの差は6nm以上であることを特徴とする半導体装置。 - 前記チャネル層は、ノンドープの窒化ガリウムからなることを特徴とする請求項1記載の半導体装置。
- 前記厚さの逆数の平均値の逆数は10nm以下であることを特徴とする請求項1又は2記載の半導体装置。
- 前記バッファ層の厚さの平均値は6nm以上であることを特徴とする請求項1から3いずれか一項記載の半導体装置。
- 前記バッファ層の最も厚い部分と、最も薄い部分との厚さの差は10nm以上であることを特徴とする請求項1から4いずれか一項記載の半導体装置。
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011137754A JP5799604B2 (ja) | 2011-06-21 | 2011-06-21 | 半導体装置 |
| US13/528,684 US20120326165A1 (en) | 2011-06-21 | 2012-06-20 | Hemt including ain buffer layer with large unevenness |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011137754A JP5799604B2 (ja) | 2011-06-21 | 2011-06-21 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2013004924A JP2013004924A (ja) | 2013-01-07 |
| JP5799604B2 true JP5799604B2 (ja) | 2015-10-28 |
Family
ID=47361011
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2011137754A Active JP5799604B2 (ja) | 2011-06-21 | 2011-06-21 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20120326165A1 (ja) |
| JP (1) | JP5799604B2 (ja) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2546283B2 (ja) * | 1987-08-12 | 1996-10-23 | ソニー株式会社 | スイッチング電源装置 |
| WO2013141561A1 (ko) | 2012-03-19 | 2013-09-26 | 서울옵토디바이스주식회사 | 에피층과 성장 기판 분리 방법 및 이를 이용한 반도체 소자 |
| WO2014057748A1 (ja) * | 2012-10-12 | 2014-04-17 | 住友電気工業株式会社 | Iii族窒化物複合基板およびその製造方法、ならびにiii族窒化物半導体デバイスの製造方法 |
| JP2014175413A (ja) * | 2013-03-07 | 2014-09-22 | Sumitomo Electric Ind Ltd | 半導体装置及びその製造方法 |
| JP2015185809A (ja) * | 2014-03-26 | 2015-10-22 | 住友電気工業株式会社 | 半導体基板の製造方法及び半導体装置 |
| JP6142893B2 (ja) * | 2015-03-30 | 2017-06-07 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
| US9530846B2 (en) * | 2015-03-31 | 2016-12-27 | Coorstek Kk | Nitride semiconductor substrate |
| JP6288187B2 (ja) * | 2016-08-22 | 2018-03-07 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
| JP6264485B2 (ja) * | 2017-03-06 | 2018-01-24 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
| JP6848584B2 (ja) * | 2017-03-24 | 2021-03-24 | 住友電気工業株式会社 | 窒化物半導体層の成長方法 |
| CN109659366A (zh) * | 2018-12-21 | 2019-04-19 | 英诺赛科(珠海)科技有限公司 | 高电子迁移率晶体管及其制造方法 |
| US12170328B2 (en) * | 2020-12-15 | 2024-12-17 | Texas Instruments Incorporated | P type gallium nitride conformal epitaxial structure over thick buffer layer |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006032524A (ja) * | 2004-07-14 | 2006-02-02 | Nippon Telegr & Teleph Corp <Ntt> | 窒化物半導体ヘテロ構造電界効果トランジスタ構造とその作製法 |
| JP2006286741A (ja) * | 2005-03-31 | 2006-10-19 | Eudyna Devices Inc | 半導体装置およびその製造方法並びにその半導体装置製造用基板 |
| JP2007123824A (ja) * | 2005-09-27 | 2007-05-17 | Toyoda Gosei Co Ltd | Iii族窒化物系化合物半導体を用いた電子装置 |
| JP2008103705A (ja) * | 2006-09-20 | 2008-05-01 | Matsushita Electric Ind Co Ltd | 半導体装置 |
| JP5095253B2 (ja) * | 2007-03-30 | 2012-12-12 | 富士通株式会社 | 半導体エピタキシャル基板、化合物半導体装置、およびそれらの製造方法 |
| JP2009260296A (ja) * | 2008-03-18 | 2009-11-05 | Hitachi Cable Ltd | 窒化物半導体エピタキシャルウエハ及び窒化物半導体素子 |
| JP5399021B2 (ja) * | 2008-08-28 | 2014-01-29 | 日本碍子株式会社 | 高周波用半導体素子形成用のエピタキシャル基板および高周波用半導体素子形成用エピタキシャル基板の作製方法 |
| JP5465469B2 (ja) * | 2008-09-04 | 2014-04-09 | 日本碍子株式会社 | エピタキシャル基板、半導体デバイス基板、およびhemt素子 |
| JP2011023677A (ja) * | 2009-07-21 | 2011-02-03 | Hitachi Cable Ltd | 化合物半導体エピタキシャルウェハおよびその製造方法 |
| JP5343910B2 (ja) * | 2010-04-09 | 2013-11-13 | 富士通株式会社 | 化合物半導体装置の製造方法 |
-
2011
- 2011-06-21 JP JP2011137754A patent/JP5799604B2/ja active Active
-
2012
- 2012-06-20 US US13/528,684 patent/US20120326165A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| JP2013004924A (ja) | 2013-01-07 |
| US20120326165A1 (en) | 2012-12-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5799604B2 (ja) | 半導体装置 | |
| JP5634681B2 (ja) | 半導体素子 | |
| JP5323527B2 (ja) | GaN系電界効果トランジスタの製造方法 | |
| US9123534B2 (en) | Semiconductor device and method of manufacturing the same | |
| JP5810293B2 (ja) | 窒化物半導体装置 | |
| US9111904B2 (en) | Substrate breakdown voltage improvement for group III-nitride on a silicon substrate | |
| JP6035721B2 (ja) | 半導体装置の製造方法 | |
| JP2010232297A (ja) | 半導体装置 | |
| JP2008124262A (ja) | 選択再成長を用いたAlGaN/GaN−HEMTの製造方法 | |
| CN101521225A (zh) | 异质结场效应晶体管 | |
| KR20130035172A (ko) | 화합물 반도체 장치 및 그 제조 방법 | |
| JP5870574B2 (ja) | 半導体装置、及び半導体装置の製造方法 | |
| JP5379391B2 (ja) | 窒化ガリウム系化合物半導体からなる半導体素子及びその製造方法 | |
| JP2013008836A (ja) | 窒化物半導体装置 | |
| JP6305137B2 (ja) | 窒化物半導体積層物および半導体装置 | |
| JP5871785B2 (ja) | ヘテロ接合電界効果トランジスタ及びその製造方法 | |
| JP6668597B2 (ja) | 高電子移動度トランジスタ及び高電子移動度トランジスタの製造方法 | |
| US9437725B2 (en) | Semiconductor device and semiconductor substrate | |
| US20180053648A1 (en) | Method of manufacturing semiconductor device | |
| JP5664262B2 (ja) | 電界効果型トランジスタ及び電界効果型トランジスタ用エピタキシャルウエハ | |
| JP5732228B2 (ja) | 窒化物半導体装置の製造方法 | |
| JP5778318B2 (ja) | 半導体装置 | |
| JP2009231302A (ja) | 窒化物半導体結晶薄膜およびその作製方法、半導体装置およびその製造方法 | |
| WO2024040465A1 (en) | Nitride-based semiconductor device and method for manufacturing the same | |
| WO2015037288A1 (ja) | 高電子移動度トランジスタ及びその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20140522 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150210 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20150212 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150408 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150728 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150810 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5799604 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |