JP6150724B2 - 凹部を充填する方法 - Google Patents
凹部を充填する方法 Download PDFInfo
- Publication number
- JP6150724B2 JP6150724B2 JP2013270893A JP2013270893A JP6150724B2 JP 6150724 B2 JP6150724 B2 JP 6150724B2 JP 2013270893 A JP2013270893 A JP 2013270893A JP 2013270893 A JP2013270893 A JP 2013270893A JP 6150724 B2 JP6150724 B2 JP 6150724B2
- Authority
- JP
- Japan
- Prior art keywords
- gas
- semiconductor layer
- layer
- semiconductor
- container
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B1/00—Single-crystal growth directly from the solid state
- C30B1/02—Single-crystal growth directly from the solid state by thermal treatment, e.g. strain annealing
- C30B1/023—Single-crystal growth directly from the solid state by thermal treatment, e.g. strain annealing from solids with amorphous structure
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
- H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
- H10D64/0113—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors the conductive layers comprising highly doped semiconductor materials, e.g. polysilicon layers or amorphous silicon layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/412—Deposition of metallic or metal-silicide materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/412—Deposition of metallic or metal-silicide materials
- H10P14/414—Deposition of metallic or metal-silicide materials of metal-silicide materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/04—Apparatus for manufacture or treatment
- H10P72/0431—Apparatus for thermal treatment
- H10P72/0434—Apparatus for thermal treatment mainly by convection
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
- H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
- H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Thermal Sciences (AREA)
- Electrodes Of Semiconductors (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Chemical Vapour Deposition (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
Description
Claims (5)
- 被処理体の凹部を充填する方法であって、該被処理体は、半導体基板及び該半導体基板上に設けられた絶縁膜を有し、前記凹部は、前記半導体基板まで延在するよう前記絶縁膜を貫通しており、該方法は、
前記凹部を画成する壁面に沿って不純物がドープされた第1の半導体層を形成する工程であり、該第1の半導体層は、前記凹部を画成する側壁面に沿って延びる第1のアモルファス半導体領域を含む、該工程と、
前記第1の半導体層上に、該第1の半導体層の不純物濃度よりも低い不純物濃度を有し且つ該第1の半導体層の膜厚よりも小さい膜厚を有する第2の半導体層を形成する工程であり、該第2の半導体層は前記第1のアモルファス半導体領域上に形成される第2のアモルファス半導体領域を含む、該工程と、
前記被処理体をアニールする工程であり、前記凹部の底に、前記第1の半導体層及び前記第2の半導体層から前記半導体基板の結晶に応じたエピタキシャル領域を形成する、該工程と、
前記第1のアモルファス半導体領域及び前記第2のアモルファス半導体領域をエッチングする工程と、
を含む方法。 - 前記第1の半導体層を形成する前記工程、前記第2の半導体層を形成する前記工程、前記被処理体をアニールする前記工程、並びに、前記第1のアモルファス半導体領域及び前記第2のアモルファス半導体領域をエッチングする工程を含むシーケンスが繰り返される、請求項1に記載の方法。
- 前記第2の半導体層は、アンドープの半導体層である、請求項1又は2に記載の方法。
- 前記第1の半導体層を形成する前記工程の前に、ライナー層を形成する工程を更に含み、
前記ライナー層は、アンドープの半導体層であり、前記側壁面に沿った第3のアモルファス半導体領域を含み、
前記第1の半導体層は、前記ライナー層上に形成される、
請求項1〜3の何れか一項に記載の方法。 - 前記第1の半導体層、前記第2の半導体層、及び、前記ライナー層は、シリコンから構成されており、
前記ライナー層を形成する工程の前に、アミノシラン系ガス又は高次シランガスから形成されるシード層を形成する工程を更に含み、
前記シード層は前記壁面上に形成され、
前記ライナー層は、前記シード層上に形成される、
請求項4に記載の方法。
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013270893A JP6150724B2 (ja) | 2013-12-27 | 2013-12-27 | 凹部を充填する方法 |
| TW103144686A TWI581369B (zh) | 2013-12-27 | 2014-12-22 | 凹部充填方法及處理裝置 |
| KR1020140186827A KR101824764B1 (ko) | 2013-12-27 | 2014-12-23 | 오목부를 충전하는 방법 |
| US14/582,243 US9646879B2 (en) | 2013-12-27 | 2014-12-24 | Depression filling method and processing apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013270893A JP6150724B2 (ja) | 2013-12-27 | 2013-12-27 | 凹部を充填する方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2015126161A JP2015126161A (ja) | 2015-07-06 |
| JP6150724B2 true JP6150724B2 (ja) | 2017-06-21 |
Family
ID=53482665
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013270893A Active JP6150724B2 (ja) | 2013-12-27 | 2013-12-27 | 凹部を充填する方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US9646879B2 (ja) |
| JP (1) | JP6150724B2 (ja) |
| KR (1) | KR101824764B1 (ja) |
| TW (1) | TWI581369B (ja) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6258813B2 (ja) * | 2014-08-12 | 2018-01-10 | 東京エレクトロン株式会社 | ゲルマニウム膜の成膜方法および成膜装置 |
| JP6367734B2 (ja) * | 2015-02-18 | 2018-08-01 | 東京エレクトロン株式会社 | 凹部を充填する方法及び処理装置 |
| JP6392683B2 (ja) | 2015-02-18 | 2018-09-19 | 東京エレクトロン株式会社 | 凹部を充填する方法及び処理装置 |
| KR101706747B1 (ko) * | 2015-05-08 | 2017-02-15 | 주식회사 유진테크 | 비정질 박막의 형성방법 |
| TWI715645B (zh) * | 2015-10-22 | 2021-01-11 | 美商應用材料股份有限公司 | 正形及縫隙填充非晶矽薄膜的沉積 |
| US9793216B2 (en) * | 2016-01-26 | 2017-10-17 | Globalfoundries Inc. | Fabrication of IC structure with metal plug |
| JP6541591B2 (ja) * | 2016-03-07 | 2019-07-10 | 東京エレクトロン株式会社 | 凹部内の結晶成長方法および処理装置 |
| JP6584348B2 (ja) * | 2016-03-07 | 2019-10-02 | 東京エレクトロン株式会社 | 凹部の埋め込み方法および処理装置 |
| US10580650B2 (en) * | 2016-04-12 | 2020-03-03 | Tokyo Electron Limited | Method for bottom-up formation of a film in a recessed feature |
| JP6623943B2 (ja) * | 2016-06-14 | 2019-12-25 | 東京エレクトロン株式会社 | 半導体装置の製造方法、熱処理装置及び記憶媒体。 |
| JP6693292B2 (ja) * | 2016-06-20 | 2020-05-13 | 東京エレクトロン株式会社 | 半導体装置の製造方法及び半導体製造装置 |
| US10115607B2 (en) * | 2016-09-16 | 2018-10-30 | Applied Materials, Inc. | Method and apparatus for wafer outgassing control |
| KR102271729B1 (ko) * | 2017-04-24 | 2021-06-30 | 어플라이드 머티어리얼스, 인코포레이티드 | 고 종횡비 구조들에서의 갭충전을 위한 방법들 |
| WO2019013891A1 (en) * | 2017-07-12 | 2019-01-17 | Applied Materials, Inc. | CYCLIC CONFORMAL DEPOSITION / REINFORCEMENT / ETCHING FOR FILLING INS |
| US10170305B1 (en) | 2017-08-30 | 2019-01-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective film growth for bottom-up gap filling |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05234900A (ja) | 1992-02-19 | 1993-09-10 | Nec Corp | 半導体装置の製造方法 |
| US5451809A (en) | 1994-09-07 | 1995-09-19 | Kabushiki Kaisha Toshiba | Smooth surface doped silicon film formation |
| US5888876A (en) | 1996-04-09 | 1999-03-30 | Kabushiki Kaisha Toshiba | Deep trench filling method using silicon film deposition and silicon migration |
| US6146967A (en) * | 1997-08-20 | 2000-11-14 | Micron Technology, Inc. | Selective deposition of amorphous silicon film seeded in a chlorine gas and a hydride gas ambient when forming a stacked capacitor with HSG |
| JP3595175B2 (ja) | 1998-11-18 | 2004-12-02 | 株式会社東芝 | 半導体装置及びその製造方法 |
| JP2000269462A (ja) | 1999-03-19 | 2000-09-29 | Toshiba Corp | 半導体装置およびその製造方法 |
| JP3324573B2 (ja) * | 1999-07-19 | 2002-09-17 | 日本電気株式会社 | 半導体装置の製造方法および製造装置 |
| JP4221214B2 (ja) | 2002-11-28 | 2009-02-12 | 株式会社東芝 | 半導体装置の製造方法 |
| JP4773716B2 (ja) * | 2004-03-31 | 2011-09-14 | 株式会社デンソー | 半導体基板の製造方法 |
| JP2006041276A (ja) | 2004-07-28 | 2006-02-09 | Toshiba Corp | 半導体装置およびその製造方法 |
| US7109097B2 (en) * | 2004-12-14 | 2006-09-19 | Applied Materials, Inc. | Process sequence for doped silicon fill of deep trenches |
| KR100634260B1 (ko) * | 2005-07-29 | 2006-10-13 | 삼성전자주식회사 | 박막 형성 방법 및 이를 이용하는 반도체 소자 형성 방법 |
| JP2012004542A (ja) * | 2010-05-20 | 2012-01-05 | Tokyo Electron Ltd | シリコン膜の形成方法およびその形成装置 |
| DE102011011157B4 (de) * | 2011-02-14 | 2017-11-09 | Texas Instruments Deutschland Gmbh | Elektronische Halbleitervorrichtung und Verfahren zu deren Herstellung |
| JP5741382B2 (ja) * | 2011-09-30 | 2015-07-01 | 東京エレクトロン株式会社 | 薄膜の形成方法及び成膜装置 |
-
2013
- 2013-12-27 JP JP2013270893A patent/JP6150724B2/ja active Active
-
2014
- 2014-12-22 TW TW103144686A patent/TWI581369B/zh active
- 2014-12-23 KR KR1020140186827A patent/KR101824764B1/ko active Active
- 2014-12-24 US US14/582,243 patent/US9646879B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| KR20150077333A (ko) | 2015-07-07 |
| JP2015126161A (ja) | 2015-07-06 |
| US20150187643A1 (en) | 2015-07-02 |
| US9646879B2 (en) | 2017-05-09 |
| KR101824764B1 (ko) | 2018-02-01 |
| TWI581369B (zh) | 2017-05-01 |
| TW201539657A (zh) | 2015-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6150724B2 (ja) | 凹部を充填する方法 | |
| JP6059085B2 (ja) | トレンチを充填する方法及び処理装置 | |
| JP6174943B2 (ja) | 凹部を充填する方法 | |
| JP6397307B2 (ja) | 凹部を充填する方法 | |
| JP6367734B2 (ja) | 凹部を充填する方法及び処理装置 | |
| JP6392683B2 (ja) | 凹部を充填する方法及び処理装置 | |
| JP2016092051A (ja) | 凹部を充填する方法及び処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160518 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170314 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170316 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170427 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170516 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170523 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6150724 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |