JP6801775B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP6801775B2 JP6801775B2 JP2019508653A JP2019508653A JP6801775B2 JP 6801775 B2 JP6801775 B2 JP 6801775B2 JP 2019508653 A JP2019508653 A JP 2019508653A JP 2019508653 A JP2019508653 A JP 2019508653A JP 6801775 B2 JP6801775 B2 JP 6801775B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- laser
- type
- semiconductor substrate
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P34/00—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices
- H10P34/40—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices with high-energy radiation
- H10P34/42—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices with high-energy radiation with electromagnetic radiation, e.g. laser annealing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/137—Collector regions of BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/141—Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/141—Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
- H10D62/142—Anode regions of thyristors or collector regions of gated bipolar-mode devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/141—Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
- H10D62/145—Emitter regions of IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/60—Impurity distributions or concentrations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
- H10D84/401—Combinations of FETs or IGBTs with BJTs
- H10D84/403—Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
- H10D84/406—Combinations of FETs or IGBTs with vertical BJTs and with one or more of diodes, resistors or capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/22—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
- H10D84/817—Combinations of field-effect devices and resistors only
Landscapes
- Laser Beam Processing (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Electrodes Of Semiconductors (AREA)
- Recrystallisation Techniques (AREA)
- Semiconductor Lasers (AREA)
Description
まず、実施の形態にかかる半導体装置の製造方法により作製(製造)される半導体装置の一例として、RC−IGBTの構造について説明する。図1は、実施の形態にかかる半導体装置の製造方法により製造される半導体装置の一例を示す断面図である。図1に示す実施の形態にかかる半導体装置は、絶縁ゲート型バイポーラトランジスタ(IGBT)と同一のn-型半導体基板(半導体チップ)10に、当該IGBTに逆並列に接続された還流用ダイオード(FWD)を配置したRC−IGBTである。
次に、長波長レーザーのレーザー光32のエネルギー値について検証した。図5は、実施例のレーザーアニール後のキャリア濃度分布を示す特性図である。図5には、図3Bの切断線A−A’におけるキャリア濃度分布を示す。図5の横軸はn-型半導体基板10の裏面(深さ=0μm)からの深さであり、縦軸はn型のキャリア濃度である(図6,7においても同様)。図6は、従来例のレーザーアニール後のキャリア濃度分布を示す特性図である。図6には、図10Bの切断線AA−AA’におけるキャリア濃度分布を示す。
2 p型ベース領域
3 n+型エミッタ領域
4 p+型コンタクト領域
5 トレンチ
6 ゲート絶縁膜
7 ゲート電極
8 層間絶縁膜
9 おもて面電極
10 n-型半導体基板
11 n型FS領域
12 p+型コレクタ領域
13 n+型カソード領域
14 裏面電極
21 IGBT領域
22 FWD領域
31 短波長レーザーのレーザー光
32 長波長レーザーのレーザー光
Claims (9)
- 半導体基板の一方の主面から不純物をイオン注入して第1半導体領域を形成する第1工程と、
前記半導体基板の一方の主面から不純物をイオン注入して、前記第1半導体領域よりも浅い領域に、前記第1半導体領域よりも不純物濃度の高い第2半導体領域を形成する第2工程と、
前記半導体基板の一方の主面から第1レーザー光を照射して前記第2半導体領域を活性化させるとともに、前記半導体基板の一方の主面の表面層を溶融して再結晶化する第3工程と、
前記第3工程の後、前記第1レーザー光よりも波長の長い第2レーザー光を前記半導体基板の一方の主面から照射して前記第1半導体領域を活性化させる第4工程と、
を含み、
前記第3工程では、前記第1レーザー光のエネルギーを1J/cm2以上2J/cm2以下とし、前記第1レーザー光のパルス幅を50ns以上300ns以下とし、
前記第4工程では、前記第2レーザー光のエネルギーを4.8J/cm2以上8J/cm2以下とし、前記第2レーザー光のパルス幅を前記第1レーザー光のパルス幅より長く、かつ10μs以上とすることを特徴とする半導体装置の製造方法。 - 前記第3工程では、前記第1レーザー光により不純物が活性化する深さを1μm未満とすることを特徴とする請求項1に記載の半導体装置の製造方法。
- 前記第4工程では、前記第2レーザー光により不純物が活性化する深さを1μm以上4μm以下とすることを特徴とする請求項1または2に記載の半導体装置の製造方法。
- 前記第1レーザー光の波長は、500nm以上550nm以下であることを特徴とする請求項1〜3のいずれか一つに記載の半導体装置の製造方法。
- 前記第2レーザー光の波長は、800nm以上であることを特徴とする請求項1〜4のいずれか一つに記載の半導体装置の製造方法。
- 第1導電型の前記半導体基板の他方の主面側に所定の素子構造を形成する第5工程と、
前記第3工程の前に、前記半導体基板の一方の主面から第2導電型不純物をイオン注入して、前記第1半導体領域よりも浅い領域に、前記半導体基板の一方の主面に平行な方向に前記第2半導体領域に並列に配置された第2導電型の第3半導体領域を形成する第6工程と、
をさらに含み、
前記第1工程では、前記半導体基板の一方の主面から第1導電型不純物をイオン注入して第1導電型の前記第1半導体領域を形成し、
前記第2工程では、前記半導体基板の一方の主面から第1導電型不純物をイオン注入して第1導電型の前記第2半導体領域を形成し、
前記第3工程では、前記第1レーザー光を照射して前記第2半導体領域および前記第3半導体領域を活性化させることを特徴とする請求項1〜5のいずれか一つに記載の半導体装置の製造方法。 - 前記第1工程では、イオン注入のドーズ量を5×1011/cm2以上1×1014/cm2以下とすることを特徴とする請求項1〜6のいずれか一つに記載の半導体装置の製造方法。
- 前記第2工程では、イオン注入のドーズ量を1×1014/cm2以上1×1016/cm2以下とすることを特徴とする請求項1〜7のいずれか一つに記載の半導体装置の製造方法。
- 前記第6工程では、イオン注入のドーズ量を1×1012/cm2以上1×1015/cm2以下とすることを特徴とする請求項6に記載の半導体装置の製造方法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017066402 | 2017-03-29 | ||
| JP2017066402 | 2017-03-29 | ||
| PCT/JP2018/003054 WO2018179798A1 (ja) | 2017-03-29 | 2018-01-30 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2018179798A1 JPWO2018179798A1 (ja) | 2019-07-04 |
| JP6801775B2 true JP6801775B2 (ja) | 2020-12-16 |
Family
ID=63674862
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019508653A Active JP6801775B2 (ja) | 2017-03-29 | 2018-01-30 | 半導体装置の製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10755933B2 (ja) |
| EP (1) | EP3576135A4 (ja) |
| JP (1) | JP6801775B2 (ja) |
| CN (1) | CN109643646B (ja) |
| WO (1) | WO2018179798A1 (ja) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7676957B2 (ja) | 2021-05-28 | 2025-05-15 | 富士電機株式会社 | 半導体装置の製造方法 |
| JP7677531B2 (ja) | 2022-03-16 | 2025-05-15 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| JP7852558B2 (ja) * | 2023-04-18 | 2026-04-28 | 株式会社デンソー | ダイオードを有する半導体装置の製造方法 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6287925B1 (en) * | 2000-02-24 | 2001-09-11 | Advanced Micro Devices, Inc. | Formation of highly conductive junctions by rapid thermal anneal and laser thermal process |
| JP3987311B2 (ja) * | 2001-08-28 | 2007-10-10 | 株式会社半導体エネルギー研究所 | 薄膜トランジスタの作製方法 |
| JP4043865B2 (ja) * | 2002-07-05 | 2008-02-06 | 住友重機械工業株式会社 | レーザ照射を用いた半導体装置の製造方法 |
| JP5365009B2 (ja) | 2008-01-23 | 2013-12-11 | 富士電機株式会社 | 半導体装置およびその製造方法 |
| JP2010171057A (ja) * | 2009-01-20 | 2010-08-05 | Denso Corp | 半導体装置およびその製造方法 |
| JP5455598B2 (ja) * | 2009-05-07 | 2014-03-26 | 住友重機械工業株式会社 | 半導体素子の製造方法 |
| JP5751106B2 (ja) * | 2011-09-20 | 2015-07-22 | 株式会社デンソー | 半導体装置の製造方法 |
| JP5751128B2 (ja) * | 2011-10-25 | 2015-07-22 | 株式会社デンソー | 半導体装置の製造方法 |
| JP2013247248A (ja) * | 2012-05-25 | 2013-12-09 | Fuji Electric Co Ltd | 半導体装置の製造方法 |
| JP6245678B2 (ja) | 2012-08-08 | 2017-12-13 | 住友重機械工業株式会社 | 半導体装置の製造方法 |
| JP6037012B2 (ja) * | 2013-06-26 | 2016-11-30 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2016046480A (ja) * | 2014-08-26 | 2016-04-04 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
| JP6272799B2 (ja) | 2015-06-17 | 2018-01-31 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
-
2018
- 2018-01-30 JP JP2019508653A patent/JP6801775B2/ja active Active
- 2018-01-30 EP EP18777902.0A patent/EP3576135A4/en active Pending
- 2018-01-30 WO PCT/JP2018/003054 patent/WO2018179798A1/ja not_active Ceased
- 2018-01-30 CN CN201880003267.2A patent/CN109643646B/zh active Active
-
2019
- 2019-02-19 US US16/278,878 patent/US10755933B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US10755933B2 (en) | 2020-08-25 |
| JPWO2018179798A1 (ja) | 2019-07-04 |
| EP3576135A1 (en) | 2019-12-04 |
| US20190181008A1 (en) | 2019-06-13 |
| WO2018179798A1 (ja) | 2018-10-04 |
| CN109643646B (zh) | 2023-05-05 |
| CN109643646A (zh) | 2019-04-16 |
| EP3576135A4 (en) | 2020-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6477897B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| US10629678B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
| CN101256948B (zh) | 半导体元件的制造方法 | |
| US10522355B2 (en) | Method of manufacturing semiconductor device | |
| JP6078961B2 (ja) | 半導体装置の製造方法 | |
| US7514750B2 (en) | Semiconductor device and fabrication method suitable therefor | |
| CN102097306B (zh) | 使用激光退火选择激活注入掺杂剂的半导体器件制作方法 | |
| US7135387B2 (en) | Method of manufacturing semiconductor element | |
| WO2013108911A1 (ja) | 半導体装置およびその製造方法 | |
| JPH03129832A (ja) | アニーリング | |
| JP5668270B2 (ja) | 半導体素子の製造方法 | |
| JP6801775B2 (ja) | 半導体装置の製造方法 | |
| JP2013247248A (ja) | 半導体装置の製造方法 | |
| JP2007123300A (ja) | 不純物活性化方法、レーザアニール装置、半導体装置とその製造方法 | |
| JP5839768B2 (ja) | 半導体装置の製造方法 | |
| JP3885598B2 (ja) | 半導体装置の製造方法 | |
| JP2022000882A (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2004039984A (ja) | レーザ照射を用いた半導体装置の製造方法 | |
| CN102668037B (zh) | 半导体器件的制造方法 | |
| JP7155759B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
| US20140363986A1 (en) | Laser scanning for thermal processing | |
| JP7584713B1 (ja) | パワー半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190301 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190301 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20191029 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20191220 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200414 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200615 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20201027 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20201109 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6801775 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |