JP6913752B2 - 核形成のない間隙充填aldプロセス - Google Patents
核形成のない間隙充填aldプロセス Download PDFInfo
- Publication number
- JP6913752B2 JP6913752B2 JP2019531962A JP2019531962A JP6913752B2 JP 6913752 B2 JP6913752 B2 JP 6913752B2 JP 2019531962 A JP2019531962 A JP 2019531962A JP 2019531962 A JP2019531962 A JP 2019531962A JP 6913752 B2 JP6913752 B2 JP 6913752B2
- Authority
- JP
- Japan
- Prior art keywords
- formula
- substrate surface
- precursor
- substrate
- exposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6339—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
- C23C16/45553—Atomic layer deposition [ALD] characterized by the use of precursors specially adapted for ALD
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4582—Rigid and flat substrates, e.g. plates or discs
- C23C16/4583—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
- C23C16/4584—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally the substrate being rotated
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/418—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials the conductive layers comprising transition metals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
- H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
- H10P14/432—Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
- H10P14/668—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/76—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches
- H10P72/7604—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support
- H10P72/7618—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a movable susceptor, stage or support, others than those only rotating on their own vertical axis, e.g. susceptors on a rotating carrousel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/76—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches
- H10P72/7604—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support
- H10P72/7621—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support characterised by supporting two or more semiconductor substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/052—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by treatments not introducing additional elements therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/098—Manufacture or treatment of dielectric parts thereof by filling between adjacent conductive parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/425—Barrier, adhesion or liner layers
Landscapes
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
- Crystallography & Structural Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
Claims (15)
- タングステン又はモリブデンを含有する間隙充填層を形成することを含む、処理法であって、表面に少なくとも1つのフィーチャを有する基板表面を、金属前駆体に、そして水素を含む還元剤に順次暴露することを含む原子層堆積処理によって、前記フィーチャに前記間隙充填層が形成され、前記基板表面と前記間隙充填層との間には、核形成層が存在しない、処理法。
- 前記金属前駆体が、WF6、WClx、W(CO)5、MoF6、MoClx[式中、xは5又は6である]のうち1つ又は複数であり、前記還元剤がH2である、請求項1記載の処理法。
- 前記間隙充填層が形成される前に、前記基板表面が空気に暴露されていない、請求項1記載の処理法。
- 前記間隙充填層が形成される前に前記基板表面が、酸化物を除去するための化学処理に暴露されており、該化学処理は、前記基板表面を以下のもののうち1つ又は複数:
SixH2x+2[式中、x≧1]
SixHyFz[式中、x≧2、かつy+z=2x+2]
SixHyClz[式中、x≧2、かつy+z=2x+2]
BxHy[式中、x≧2、かつy≦2x+2]
BxHyClz[式中、x≧2、かつy+z≦2x+2]
BxHyFz[式中、x≧2、かつy+z≦2x+2]、及び
BxHyRz[式中、x≧2、y+z≦2x+2、かつRは、1〜6個の炭素を有するアルキル基を含む]
に暴露することを含む、請求項1に記載の処理法。 - 前記化学処理が、前記金属前駆体を排除する、請求項4に記載の処理法。
- 表面に少なくとも1つのフィーチャを有する基板表面を、処理チャンバ内に配置すること、
前記基板表面を、第1の金属前駆体に、そして反応体に順次暴露して、下部層を形成することであって、前記第1の金属前駆体が、チタン前駆体、アルミニウム前駆体、及びケイ素前駆体のうち1つ又は複数を含み、前記反応体が、窒素前駆体、酸素前駆体、又はこれらの組み合わせを含む、形成すること、
前記下部層を、タングステン前駆体又はモリブデン前駆体を含有する第2の金属前駆体に、そして水素(H2)を含む還元剤に順次暴露して、原子層堆積によって前記下部層に間隙充填層を形成すること、
を含む処理法。 - 前記下部層が、TiN、TiN、TiON、TiSiN、TiSiON、AlN、TiAlN、又はTiAlONを含む、請求項6記載の処理法。
- 前記第2の金属前駆体が、WF6、WClx、W(CO)5、MoF6、MoClx[式中、xは5又は6である]のうち1つ又は複数である、請求項6記載の処理法。
- 前記下部層を前記第2の金属前駆体に、そして水素に順次暴露することは、前記基板表面が空気に暴露されることなく行われる、請求項6記載の処理法。
- 前記下部層を前記第2の金属前駆体に、そして水素に順次暴露する前に、前記基板表面を空気に暴露すること、及び表面酸化物を除去するために前記下部層を化学処理することをさらに含み、前記化学処理は、前記基板表面を以下のもののうち1つ又は複数:
SixH2x+2[式中、x≧1]
SixHyFz[式中、x≧2、かつy+z=2x+2]
SixHyClz[式中、x≧2、かつy+z=2x+2]
BxHy[式中、x≧2、かつy≦2x+2]
BxHyClz[式中、x≧2、かつy+z≦2x+2]
BxHyFz[式中、x≧2、かつy+z≦2x+2]、及び
BxHyRz[式中、x≧2、y+z≦2x+2、かつRは、1〜6個の炭素を有するアルキル基を含む]
に暴露することを含む、請求項6記載の処理法。 - 前記下部層と前記間隙充填層との間に核形成層が存在しない、請求項6記載の処理法。
- 基板表面を有する基板を、複数の区域を備える処理チャンバ内に配置することであって、各区域は、ガスカーテンによって隣接区域から分離されており、前記基板表面は、少なくとも1つのフィーチャを有し、該フィーチャは、上部、底部及び側面を備え、かつ10:1以上のアスペクト比を有する、配置すること、
前記基板表面の少なくとも一部を、前記処理チャンバの第1区域における第1のプロセス条件に暴露することであって、該第1のプロセス条件は、チタン、アルミニウム、ケイ素、又はこれらの組み合わせの前駆体を含む、暴露すること、
前記基板表面を、ガスカーテンを通して、前記処理チャンバの第2区域へと横方向に動かすこと、
前記基板表面を、前記処理チャンバの第2区域における第2のプロセス条件に暴露することであって、該第2のプロセス条件は、チタン、アルミニウム、ケイ素、又はこれらの組み合わせの前駆体とともに膜を形成するための反応体を含み、該膜は、TiN、TiN、TiON、TiSiN、TiSiON、AlN、TiAlN、又はTiAlONを含む、暴露すること、
任意選択的に、前記第1及び第2の区域への暴露を繰り返すことであって、下部層を形成するために、前記基板表面を横方向に動かすことを含む、繰り返すこと、
前記基板表面を、ガスカーテンを通して、前記処理チャンバの第3区域へと横方向に動かすこと、
前記処理チャンバの前記第3区域において、前記基板表面を、タングステン前駆体又はモリブデン前駆体を含む第3のプロセス条件に曝露すること、
前記基板表面を、ガスカーテンを通して、前記処理チャンバの第4区域へと横方向に動かすこと、
前記処理チャンバの第4区域において、前記基板表面を第4のプロセス条件に曝露することであって、前記第4のプロセス条件が、前記タングステン又は前記モリブデン前駆体とともに膜を形成するための還元剤として水素を含む、曝露すること、及び
任意選択的に、前記第3及び第4の区域への暴露を繰り返すことであって、前記フィーチャを充填するために、前記基板表面を横方向に動かすことを含む、繰り返すこと、
を含む処理法。 - 前記還元剤が、実質的に水素からなる、請求項12に記載の処理法。
- 前記第1のプロセス条件が、チタン前駆体を含み、該前駆体がTiCl4、TiI4、又はTi[NMe2]4であり、前記第2のプロセス条件が、TiNを含有する前記下部層を形成するためにNH3を含む、請求項12に記載の処理法。
- 前記基板表面を前記第2のプロセス条件に暴露する前に、前記基板を、前記処理チャンバの化学処理区域における化学処理プロセス条件に暴露し、該化学処理プロセス条件は、以下のもののうち1つ又は複数:
SixH2x+2[式中、x≧1]
SixHyFz[式中、x≧2、かつy+z=2x+2]
SixHyClz[式中、x≧2、かつy+z=2x+2]
BxHy[式中、x≧2、かつy≦2x+2]
BxHyClz[式中、x≧2、かつy+z≦2x+2]
BxHyFz[式中、x≧2、かつy+z≦2x+2]、及び
BxHyRz[式中、x≧2、y+z≦2x+2、かつRは、1〜6個の炭素を有するアルキル基を含む]
を含む、請求項12に記載の処理法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201662434788P | 2016-12-15 | 2016-12-15 | |
| US62/434,788 | 2016-12-15 | ||
| PCT/US2017/063611 WO2018111547A1 (en) | 2016-12-15 | 2017-11-29 | Nucleation-free gap fill ald process |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2020506533A JP2020506533A (ja) | 2020-02-27 |
| JP6913752B2 true JP6913752B2 (ja) | 2021-08-04 |
Family
ID=62559088
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019531962A Active JP6913752B2 (ja) | 2016-12-15 | 2017-11-29 | 核形成のない間隙充填aldプロセス |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US11289374B2 (ja) |
| JP (1) | JP6913752B2 (ja) |
| KR (2) | KR102361468B1 (ja) |
| CN (1) | CN110088875B (ja) |
| WO (1) | WO2018111547A1 (ja) |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10573522B2 (en) | 2016-08-16 | 2020-02-25 | Lam Research Corporation | Method for preventing line bending during metal fill process |
| US11021793B2 (en) * | 2018-05-31 | 2021-06-01 | L'Air Liquide, Société Anonyme pour I'Etude et I'Exploitation des Procédés Georges Claude | Group 6 transition metal-containing compositions for vapor deposition of group 6 transition metal-containing films |
| JP7296790B2 (ja) * | 2018-09-20 | 2023-06-23 | 東京エレクトロン株式会社 | 成膜方法及び基板処理システム |
| KR20210081436A (ko) | 2018-11-19 | 2021-07-01 | 램 리써치 코포레이션 | 텅스텐을 위한 몰리브덴 템플릿들 |
| SG11202108217UA (en) | 2019-01-28 | 2021-08-30 | Lam Res Corp | Deposition of metal films |
| WO2021046058A1 (en) | 2019-09-03 | 2021-03-11 | Lam Research Corporation | Molybdenum deposition |
| CN114667600A (zh) | 2019-10-15 | 2022-06-24 | 朗姆研究公司 | 钼填充 |
| US11821080B2 (en) * | 2020-03-05 | 2023-11-21 | L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Reagents to remove oxygen from metal oxyhalide precursors in thin film deposition processes |
| JP2021167466A (ja) * | 2020-03-30 | 2021-10-21 | アプライド マテリアルズ インコーポレイテッドApplied Materials, Incorporated | バリア層のないインシトゥタングステン堆積 |
| KR20230128428A (ko) * | 2021-01-05 | 2023-09-05 | 램 리써치 코포레이션 | 피처들의 몰리브덴 증착 |
| JP7686761B2 (ja) | 2021-02-23 | 2025-06-02 | ラム リサーチ コーポレーション | 3d-nand用の酸化物表面上へのモリブデン膜の堆積 |
| KR20220124103A (ko) | 2021-03-02 | 2022-09-13 | 에이에스엠 아이피 홀딩 비.브이. | 갭을 충진하기 위한 방법 및 시스템 |
| KR20220124630A (ko) | 2021-03-02 | 2022-09-14 | 에이에스엠 아이피 홀딩 비.브이. | 바나듐 및 산소를 포함한 층을 형성하기 위한 방법 및 시스템 |
| KR20220124100A (ko) * | 2021-03-02 | 2022-09-13 | 에이에스엠 아이피 홀딩 비.브이. | 갭을 충진하기 위한 방법 및 시스템 |
| WO2022221210A1 (en) | 2021-04-14 | 2022-10-20 | Lam Research Corporation | Deposition of molybdenum |
| US12588475B2 (en) | 2021-05-14 | 2026-03-24 | Lam Research Corporation | High selectivity doped hardmask films |
| JP7684412B2 (ja) * | 2021-09-08 | 2025-05-27 | 株式会社Kokusai Electric | 基板処理方法、半導体装置の製造方法、基板処理装置およびプログラム |
| US12014956B2 (en) | 2021-09-28 | 2024-06-18 | Applied Materials, Inc. | Tungsten gapfill using molybdenum co-flow |
| CN118786240A (zh) * | 2022-02-03 | 2024-10-15 | 恩特格里斯公司 | 选择性沉积高导电性金属膜的方法 |
| US12159804B2 (en) * | 2022-03-09 | 2024-12-03 | Applied Materials, Inc. | Tungsten molybdenum structures |
| TW202348832A (zh) | 2022-05-03 | 2023-12-16 | 荷蘭商Asm Ip私人控股有限公司 | 氣相沉積製程、用氧化釩填充在基材上的間隙之方法、形成間隙填充層之方法 |
| US20240060175A1 (en) * | 2022-08-19 | 2024-02-22 | Applied Materials, Inc. | Conformal molybdenum deposition |
| US20240420998A1 (en) * | 2023-06-13 | 2024-12-19 | Applied Material, Inc. | Reduction of Air Gaps in FinFET Structures |
Family Cites Families (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1331950C (en) * | 1987-03-26 | 1994-09-13 | Hiroyuki Tokunaga | Iii - v group compound crystal article and process for producing the same |
| JPH05136054A (ja) * | 1991-11-15 | 1993-06-01 | Canon Inc | 結晶薄膜の形成方法 |
| JP3694433B2 (ja) | 1999-07-30 | 2005-09-14 | 沖電気工業株式会社 | 半導体装置の製造方法 |
| US6429126B1 (en) * | 2000-03-29 | 2002-08-06 | Applied Materials, Inc. | Reduced fluorine contamination for tungsten CVD |
| ATE302294T1 (de) | 2000-12-28 | 2005-09-15 | Ami Semiconductor Belgium Bvba | Verfahren zur chemischen dampfablagerung von wolfram auf einem halbleitersubstrat |
| US7473637B2 (en) * | 2005-07-20 | 2009-01-06 | Micron Technology, Inc. | ALD formed titanium nitride films |
| US7622382B2 (en) * | 2006-03-29 | 2009-11-24 | Intel Corporation | Filling narrow and high aspect ratio openings with electroless deposition |
| US7470617B2 (en) * | 2007-03-01 | 2008-12-30 | Intel Corporation | Treating a liner layer to reduce surface oxides |
| US7799684B1 (en) * | 2007-03-05 | 2010-09-21 | Novellus Systems, Inc. | Two step process for uniform across wafer deposition and void free filling on ruthenium coated wafers |
| US20090032949A1 (en) * | 2007-08-02 | 2009-02-05 | Micron Technology, Inc. | Method of depositing Tungsten using plasma-treated tungsten nitride |
| US20100144140A1 (en) * | 2008-12-10 | 2010-06-10 | Novellus Systems, Inc. | Methods for depositing tungsten films having low resistivity for gapfill applications |
| US10256142B2 (en) | 2009-08-04 | 2019-04-09 | Novellus Systems, Inc. | Tungsten feature fill with nucleation inhibition |
| US8119527B1 (en) * | 2009-08-04 | 2012-02-21 | Novellus Systems, Inc. | Depositing tungsten into high aspect ratio features |
| US9129945B2 (en) * | 2010-03-24 | 2015-09-08 | Applied Materials, Inc. | Formation of liner and barrier for tungsten as gate electrode and as contact plug to reduce resistance and enhance device performance |
| KR20120033640A (ko) | 2010-09-30 | 2012-04-09 | 주식회사 하이닉스반도체 | 텅스텐 갭필을 이용한 반도체장치 제조 방법 |
| US20120149213A1 (en) * | 2010-12-09 | 2012-06-14 | Lakshminarayana Nittala | Bottom up fill in high aspect ratio trenches |
| KR101333914B1 (ko) * | 2011-02-22 | 2013-11-27 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 진보된 실리콘 프로세스로 감소된 소프트 에러 레이트(ser)를 갖는 반도체 디바이스를 제조하는 방법 및 그러한 반도체 디바이스 |
| GB201113464D0 (en) * | 2011-08-03 | 2011-09-21 | Sunflake As | Nanostructure, nanostructure fabrication method and photovoltaic cell incorporating a nanostructure |
| JP2014019912A (ja) * | 2012-07-19 | 2014-02-03 | Tokyo Electron Ltd | タングステン膜の成膜方法 |
| US8975184B2 (en) * | 2012-07-27 | 2015-03-10 | Novellus Systems, Inc. | Methods of improving tungsten contact resistance in small critical dimension features |
| JP6437324B2 (ja) * | 2014-03-25 | 2018-12-12 | 東京エレクトロン株式会社 | タングステン膜の成膜方法および半導体装置の製造方法 |
| US9653352B2 (en) * | 2014-04-11 | 2017-05-16 | Applied Materials, Inc. | Methods for forming metal organic tungsten for middle of the line (MOL) applications |
| US20150299886A1 (en) * | 2014-04-18 | 2015-10-22 | Lam Research Corporation | Method and apparatus for preparing a substrate with a semi-noble metal layer |
| US20150348840A1 (en) | 2014-05-31 | 2015-12-03 | Lam Research Corporation | Methods of filling high aspect ratio features with fluorine free tungsten |
| US10134585B2 (en) * | 2014-08-19 | 2018-11-20 | The Regents Of The University Of California | Low temperature atomic layer deposition of oxides on compound semiconductors |
| US9349637B2 (en) * | 2014-08-21 | 2016-05-24 | Lam Research Corporation | Method for void-free cobalt gap fill |
| US10096464B2 (en) * | 2014-10-04 | 2018-10-09 | Applied Materials, Inc. | Atomic layer deposition of high density silicon dioxide |
| US20160307748A1 (en) | 2015-04-20 | 2016-10-20 | Applied Materials, Inc. | Deposition Of Si-H Free Silicon Nitride |
| US9613818B2 (en) * | 2015-05-27 | 2017-04-04 | Lam Research Corporation | Deposition of low fluorine tungsten by sequential CVD process |
| US10573522B2 (en) * | 2016-08-16 | 2020-02-25 | Lam Research Corporation | Method for preventing line bending during metal fill process |
-
2017
- 2017-11-29 KR KR1020217008999A patent/KR102361468B1/ko active Active
- 2017-11-29 KR KR1020197020448A patent/KR102234559B1/ko active Active
- 2017-11-29 CN CN201780077670.5A patent/CN110088875B/zh active Active
- 2017-11-29 JP JP2019531962A patent/JP6913752B2/ja active Active
- 2017-11-29 WO PCT/US2017/063611 patent/WO2018111547A1/en not_active Ceased
- 2017-11-29 US US16/467,669 patent/US11289374B2/en active Active
-
2022
- 2022-02-15 US US17/672,296 patent/US12394670B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN110088875B (zh) | 2023-09-01 |
| US11289374B2 (en) | 2022-03-29 |
| KR102361468B1 (ko) | 2022-02-09 |
| US20220172989A1 (en) | 2022-06-02 |
| WO2018111547A1 (en) | 2018-06-21 |
| KR102234559B1 (ko) | 2021-03-31 |
| JP2020506533A (ja) | 2020-02-27 |
| CN110088875A (zh) | 2019-08-02 |
| US12394670B2 (en) | 2025-08-19 |
| US20190371662A1 (en) | 2019-12-05 |
| KR20190086054A (ko) | 2019-07-19 |
| KR20210035353A (ko) | 2021-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6913752B2 (ja) | 核形成のない間隙充填aldプロセス | |
| US11702742B2 (en) | Methods of forming nucleation layers with halogenated silanes | |
| JP7125343B2 (ja) | 表面毒化処理によるボトムアップ式間隙充填 | |
| TWI753523B (zh) | 高溫熱原子層沉積氮化矽膜 | |
| US20180312966A1 (en) | Methods For Spatial Metal Atomic Layer Deposition | |
| JP6867382B2 (ja) | 共形及び間隙充填型のアモルファスシリコン薄膜の堆積 | |
| US20170179036A1 (en) | Conformal Amorphous Silicon As Nucleation Layer For W ALD Process | |
| JP6968701B2 (ja) | 低誘電率かつ低湿式エッチング速度の誘電体薄膜を堆積させるための方法 | |
| TW201812999A (zh) | 使用沉積/蝕刻技術之無接縫溝道填充 | |
| TWI833804B (zh) | 含鋁膜的間隙填充 | |
| US20160307748A1 (en) | Deposition Of Si-H Free Silicon Nitride |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190814 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20200907 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200915 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201214 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210209 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210622 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210712 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6913752 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |