Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS5821429B2 - How to use hand-held equipment - Google Patents
[go: Go Back, main page]

JPS5821429B2 - How to use hand-held equipment - Google Patents

How to use hand-held equipment

Info

Publication number
JPS5821429B2
JPS5821429B2 JP49083997A JP8399774A JPS5821429B2 JP S5821429 B2 JPS5821429 B2 JP S5821429B2 JP 49083997 A JP49083997 A JP 49083997A JP 8399774 A JP8399774 A JP 8399774A JP S5821429 B2 JPS5821429 B2 JP S5821429B2
Authority
JP
Japan
Prior art keywords
conductive paste
semiconductor integrated
integrated circuit
protective film
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP49083997A
Other languages
Japanese (ja)
Other versions
JPS5112770A (en
Inventor
相澤英志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suwa Seikosha KK
Original Assignee
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suwa Seikosha KK filed Critical Suwa Seikosha KK
Priority to JP49083997A priority Critical patent/JPS5821429B2/en
Publication of JPS5112770A publication Critical patent/JPS5112770A/en
Publication of JPS5821429B2 publication Critical patent/JPS5821429B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Wire Bonding (AREA)

Description

【発明の詳細な説明】 本発明は半導体集積回路の製造方法に関するものである
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of manufacturing a semiconductor integrated circuit.

本発明はチップのパッド部に突起電極(バンプ)をつく
る方法に関するものであp、Au系、Au−Pt系、A
l系等の導電性ペーストを転写印刷するものである。
The present invention relates to a method for forming protruding electrodes (bumps) on the pad portion of a chip.
This is a method for transfer printing of conductive paste such as l-based.

また、導電性ペーストを選択することにより、Al配線
を合金化と同時にバンプの焼成を行なうものである。
Furthermore, by selecting a conductive paste, the aluminum wiring can be alloyed and the bumps can be fired at the same time.

近年、ワイヤボンディングしたパッド数の多い半導体集
積回路は生産性や信頼性の点で問題があるため、フリッ
プチップ法、ビームリード法に代表されるワイヤレスボ
ンディング方式が提案され実用化されてきている。
In recent years, since semiconductor integrated circuits with a large number of wire-bonded pads have problems in terms of productivity and reliability, wireless bonding methods such as the flip-chip method and the beam lead method have been proposed and put into practical use.

その中で、フリップチップ素子をつくる方法として半導
体チップの電極端子に金属突起を設けるバンプ方式があ
り、AuメッキしたCuボールを埋めこんだりハンダボ
ールを用いたD、lをマスク蒸着する方法がとられてい
る。
Among these methods, there is a bump method in which metal protrusions are provided on the electrode terminals of a semiconductor chip as a method for manufacturing flip chip devices, and methods include burying Au-plated Cu balls or mask-evaporating D and L using solder balls. It is being

また、コイニングツールを用いてAl箔からAlコーン
を成形しチップの電極に形成する方法が提案されている
Furthermore, a method has been proposed in which an Al cone is formed from Al foil using a coining tool to form an electrode of a chip.

[本発明は、このバンプをつくる方法に関するものであ
シ、以下に実施例に基づいて説明する。
[The present invention relates to a method for making this bump, and will be described below based on Examples.

拡散、絶縁膜生成を行なったC−MOS 、LSIウェ
ハーに配線用A7を100OOA蒸着し、窒素雰囲気中
で300℃、15分間熱処理し、A[の密着性をよりシ
、ホトエツチングにより配線パターンを形成する。
100OOA of A7 for wiring was deposited on the C-MOS and LSI wafers on which the diffusion and insulating film had been formed, and heat treatment was performed at 300°C for 15 minutes in a nitrogen atmosphere to improve the adhesion of A, and a wiring pattern was formed by photo-etching. do.

ついで、保護膜としてCVD・5io2膜を430℃で
800OA生成し、ホットエツチングによりパッド部の
保護膜に孔をあける。
Next, a CVD 5io2 film of 800 OA is formed as a protective film at 430° C., and a hole is made in the protective film of the pad portion by hot etching.

第1図に示すように、バンプ形状に相当する四部をもっ
たステンレス板1に、Au−Pt系の導電性ペースト2
を凹部に入れ、ゼラチンでつくったタンポン3をステン
レス板に押しつけ導電性ペーストをタンポンに移す。
As shown in Fig. 1, a stainless steel plate 1 having four parts corresponding to the bump shape is covered with an Au-Pt based conductive paste 2.
into the recess, press the tampon 3 made of gelatin against the stainless steel plate, and transfer the conductive paste to the tampon.

それを上記のウェハー4に押しつけ転写印刷する。It is pressed onto the above-mentioned wafer 4 and transfer printed.

これを導電性ペーストのバインダーを揮発させながら酸
素雰囲気中で550℃、10分間の熱処理をし、配線用
人lの合金化と同時にバンプの焼成を行なうものである
This is heat-treated at 550° C. for 10 minutes in an oxygen atmosphere while volatilizing the binder of the conductive paste, and the bumps are fired at the same time as the wiring layer 1 is alloyed.

第2図はその断面図を示すものであり、A[配線パッド
部50寸法は150μ口であり、保護膜6のパッド部の
孔寸法l/′1140μ口である。
FIG. 2 shows a cross-sectional view thereof, and shows that A[wiring pad portion 50 has a dimension of 150 μm, and a pad portion of the protective film 6 has a hole size l/′ of 1140 μm.

Au−Pt系導電性バンプ7の寸法は約100μ口で厚
ミが約10μであり、パッドとのオーミックコンタクト
もとれ密着性も良好であった。
The dimensions of the Au--Pt conductive bump 7 were approximately 100 .mu.m wide and approximately 10 .mu.m thick, and the ohmic contact with the pad was established and the adhesion was also good.

導電性ペーストとしてAu系を使用した場合は酸素雰囲
気中で約560℃の熱処理で十分であシA7系導電性ペ
ーストの場合は530℃の窒素雰囲気で目的が達せられ
た。
When Au-based conductive paste was used, heat treatment at about 560° C. in an oxygen atmosphere was sufficient, and in the case of A7-based conductive paste, the objective was achieved at 530° C. in a nitrogen atmosphere.

また、タンポンによる転写印刷の例を示したがステンレ
ス網目を利用したスクリーン印刷によっても可能である
Further, although an example of transfer printing using a tampon has been shown, screen printing using a stainless steel mesh is also possible.

以上、本発明は半導体チップのA77配線パツドにAu
系、Au−Pt系、あるいはAl系等の導電性ペースト
を転写印刷するものであり、また導電性ペーストを選択
することによって、Al配線の合金化と同時にバンプの
焼成を行なうことができるものであり、従来のバンプの
製造法に比べて生産性が著しく向上するものである。
As described above, the present invention uses Au for the A77 wiring pad of a semiconductor chip.
This is a method that transfers and prints a conductive paste such as A-based, Au-Pt-based, or Al-based, and by selecting a conductive paste, it is possible to simultaneously alloy the Al wiring and fire the bumps. This method significantly improves productivity compared to conventional bump manufacturing methods.

さらに本発明は、バンプ形状に相当する凹部をもった板
に導電ペーストを入れ、ゼラチン、ゴム等よりなる弾力
変形する押しつけ治具に導電ペーストを移して後、パッ
ド部に転写したから、パッド数に相当する数の治具を準
備する必要はなく、特に多数のパッドがある場合でも、
正確々位置合せができるものであシ、かつ、金属ペース
トの成分、粘性の違いによシ治具の形状を変更する必要
を生じない等の効果を有する。
Furthermore, in the present invention, the conductive paste is placed in a plate having a concave portion corresponding to the bump shape, transferred to a pressing jig made of gelatin, rubber, etc. that is elastically deformable, and then transferred to the pad portion. There is no need to prepare a corresponding number of jigs, especially if there are a large number of pads.
It allows accurate positioning, and has the advantage that there is no need to change the shape of the jig due to differences in the components and viscosity of the metal paste.

さらに、集積回路内の配線金属合金化する温度以下で導
電性ペーストを焼成してバンプを形成したから、パッド
とのオーミックコンタクトが十分とれ、かつ密着性が良
好なバンプを形成することができるものである。
Furthermore, since the bumps are formed by firing the conductive paste at a temperature below the temperature at which wiring metals in integrated circuits become alloyed, it is possible to form bumps with sufficient ohmic contact with the pads and good adhesion. It is.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明による実施例を示すものであシ、1は凹
部をもったステンレス板、2は導電性ペースト、3はタ
ンポン、4は半導体ウェハー、第2図はバンプをつくっ
た断面図を示すものであり、5はA7配線パッド、6は
CVD s io 2膜からなる保護膜、7はAu−P
t系バンプ。
FIG. 1 shows an embodiment of the present invention, in which 1 is a stainless steel plate with recesses, 2 is a conductive paste, 3 is a tampon, 4 is a semiconductor wafer, and FIG. 2 is a cross-sectional view of a bump-formed structure. 5 is an A7 wiring pad, 6 is a protective film made of CVD sio 2 film, and 7 is an Au-P
T-type bump.

Claims (1)

【特許請求の範囲】[Claims] 1 半導体集積回路上に保護膜を形成後、電極取出し部
分の該保護膜に穴をあけてパッド部とし、バンプ形状に
相当する凹部をもった板に導電ペーストを入れ、ゼラチ
ン、ゴム等よりなる弾力変形する押しつけ治具に該導電
性ペーストを移し、該パッド部に該導電性ペーストを転
写し、該半導体集積回路内の配電金属合金化する温度以
下で該導電性ペーストを焼成してバンプを形成すること
を特徴とする半導体集積回路の製造方法。
1 After forming a protective film on a semiconductor integrated circuit, holes are made in the protective film at the electrode extraction portions to form pads, and conductive paste is placed in a plate having a recess corresponding to the bump shape, and a conductive paste is made of gelatin, rubber, etc. Transfer the conductive paste to a pressing jig that is elastically deformable, transfer the conductive paste to the pad portion, and bake the conductive paste at a temperature below the temperature at which the distribution metal in the semiconductor integrated circuit becomes alloyed to form bumps. 1. A method of manufacturing a semiconductor integrated circuit, comprising: forming a semiconductor integrated circuit.
JP49083997A 1974-07-22 1974-07-22 How to use hand-held equipment Expired JPS5821429B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP49083997A JPS5821429B2 (en) 1974-07-22 1974-07-22 How to use hand-held equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP49083997A JPS5821429B2 (en) 1974-07-22 1974-07-22 How to use hand-held equipment

Publications (2)

Publication Number Publication Date
JPS5112770A JPS5112770A (en) 1976-01-31
JPS5821429B2 true JPS5821429B2 (en) 1983-04-30

Family

ID=13818162

Family Applications (1)

Application Number Title Priority Date Filing Date
JP49083997A Expired JPS5821429B2 (en) 1974-07-22 1974-07-22 How to use hand-held equipment

Country Status (1)

Country Link
JP (1) JPS5821429B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5379462A (en) * 1976-12-24 1978-07-13 Seiko Epson Corp Manufacture of semiconductor integrated circuit
JPS5430507A (en) * 1977-08-10 1979-03-07 Nakatsuji Tetsukoushiyo Kk Gear hydraulic pump
JPS557944A (en) * 1978-07-01 1980-01-21 Nakatsuji Tekkosho:Kk Hydrostatic gear device
JP2501882B2 (en) * 1988-09-09 1996-05-29 株式会社東芝 Electrode forming method for electronic parts
JP6243756B2 (en) 2014-03-06 2017-12-06 東洋自動機株式会社 Spout mounting bag supply method and apparatus

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5080761A (en) * 1973-11-14 1975-07-01

Also Published As

Publication number Publication date
JPS5112770A (en) 1976-01-31

Similar Documents

Publication Publication Date Title
US6459150B1 (en) Electronic substrate having an aperture position through a substrate, conductive pads, and an insulating layer
JPH09134934A (en) Semiconductor package and semiconductor device
JPH0897217A (en) Semiconductor device and manufacturing method thereof
JP4105150B2 (en) UBM for realizing fine solder ball and flip chip packaging method using the same
JP2956786B2 (en) Synthetic hybrid semiconductor structure
JPH09326416A (en) Semiconductor element mounting method and product thereof
US7390732B1 (en) Method for producing a semiconductor device with pyramidal bump electrodes bonded onto pad electrodes arranged on a semiconductor chip
US5866951A (en) Hybrid circuit with an electrically conductive adhesive
JPS5821429B2 (en) How to use hand-held equipment
JP3457926B2 (en) Semiconductor device and manufacturing method thereof
US3823469A (en) High heat dissipation solder-reflow flip chip transistor
JPS5838505B2 (en) Kouyūtenkinzokukushuhenometsukihou
JPH0350736A (en) Manufacture of bump of semiconductor chip
JPH11233561A (en) Mounting structure of semiconductor chip parts
JPH0837254A (en) Electronic circuit device
JPH07120845B2 (en) Ceramic wiring board and manufacturing method thereof
JPS5826175B2 (en) Manufacturing method of semiconductor device
JPS5821430B2 (en) Manufacturing method of semiconductor device
JPS6197932A (en) Compression bonded semiconductor package
JPH11317424A (en) Semiconductor device mounting method and mounting structure
JPH03184353A (en) Film carrier with bumps and manufacturing method thereof
TWI228805B (en) Flip-chip bonding process
JPH11224888A (en) Semiconductor device and manufacturing method thereof
JPH0364926A (en) Manufacture of semiconductor device
JP2003258156A (en) Wiring board