JPS5929146B2 - Method for manufacturing substrates for semiconductor devices - Google Patents
Method for manufacturing substrates for semiconductor devicesInfo
- Publication number
- JPS5929146B2 JPS5929146B2 JP53145913A JP14591378A JPS5929146B2 JP S5929146 B2 JPS5929146 B2 JP S5929146B2 JP 53145913 A JP53145913 A JP 53145913A JP 14591378 A JP14591378 A JP 14591378A JP S5929146 B2 JPS5929146 B2 JP S5929146B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- insulating film
- conductor
- substrate
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/701—Tape-automated bond [TAB] connectors
Landscapes
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
【発明の詳細な説明】
本発明は導体細状パターンを有する絶縁フィルム状の半
導体装置用基板の製造方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of manufacturing a substrate for a semiconductor device in the form of an insulating film having a thin conductor pattern.
近年、時計用、電卓用等に使用される半導体装置は、小
型軽量化のため、従来のセラミック、金属フレーム等を
用いた半導体装置用パッケージに代つてCu等の導体細
条のパターンを有するポリイミド樹脂等により形成され
た可撓性絶縁フィルム状の基板が多く用いられている。In recent years, in order to reduce the size and weight of semiconductor devices used in watches, calculators, etc., polyimide packages with a pattern of conductor strips made of Cu or the like have replaced conventional semiconductor device packages using ceramic or metal frames. Flexible insulating film-like substrates made of resin or the like are often used.
一般に、この絶縁フィルム状基板(以後キャリアテープ
と呼ぶ)は、第1図にその一例を示すように、11、1
8.35n等の一定幅にスリットし、かつ両端部にスプ
ロケット孔1aを形成し、その中央部にIC、LSI等
の半導体素子をボンディングする孔lbおよび半導体装
置を使用するに当つて外部リードとなる部分を形成する
ための孔lcを備えた絶縁フィルム1と、この絶縁フィ
ルム1上にパターンニングされかつ半田、Sn、、Au
等のメッキを施されたCu等からなる導体細条2とから
構成されている。Generally, this insulating film-like substrate (hereinafter referred to as carrier tape) is made of 11, 1
A slit with a constant width such as 8.35n is formed, and a sprocket hole 1a is formed at both ends, and a hole lb for bonding a semiconductor element such as an IC or LSI in the center and an external lead when using a semiconductor device. An insulating film 1 is provided with a hole lc for forming a portion of
It is composed of conductor strips 2 made of plated Cu or the like.
また、このキャリアテープの導体細条2は、第2図にそ
のA−A’断面図で示すように所定の孔1a、Ib、I
cを形成した絶縁フィルム1上に接着されたCu等の導
体素地2aおよび絶縁フィルム1と接着する部分以外の
導体素地2a表面を覆うAu、S旧半田等のメッキ層2
bから形成されている。このように構成されたキャリア
テープは、その中央の孔lb部分の導体細条2の先端に
IC、LSI等の半導体素子(図示せず)を半田リフロ
ー、熱圧着等で接合し、その部分を樹脂等で覆い、この
導体細条2を3a、3b部分で切断し、その切断部分を
外部入出力リードとして時計、電卓等の装置の所定基板
(図示せず)に接合して使用される。Further, the conductor strips 2 of this carrier tape are arranged in predetermined holes 1a, Ib, I as shown in the AA' cross-sectional view in FIG.
A conductive base 2a made of Cu or the like is bonded onto the insulating film 1 formed with c, and a plating layer 2 of Au, S old solder or the like covers the surface of the conductive base 2a other than the part bonded to the insulating film 1.
It is formed from b. In the carrier tape configured in this way, a semiconductor element (not shown) such as an IC or LSI is bonded to the tip of the conductor strip 2 in the central hole lb portion by solder reflow, thermocompression bonding, etc., and that portion is bonded. Covered with resin or the like, the conductor strip 2 is cut at portions 3a and 3b, and the cut portion is used as an external input/output lead by being connected to a predetermined substrate (not shown) of a device such as a watch or a calculator.
しかしながら、上記構成によるキャリアテープにおいて
、導体細条2は、特に中央の孔Ib部分は70〜100
1tm幅程度にパターンニングしなければならず、その
ため導体細条2の厚さをは35μm程度のものが用いら
れている。However, in the carrier tape having the above structure, the conductor strip 2 has a diameter of 70 to 100, especially in the center hole Ib.
The conductor strips 2 must be patterned to have a width of about 1 tm, and therefore the thickness of the conductor strips 2 is about 35 μm.
このため、上記3a、3b部分で切断した導体細条2を
所定の基板に接合したとき、その強度が弱く、曲り易い
ため、その幅を太くしなければならない。特に多端子の
半導体装置となると、その形状が大きくなり、小型化の
目的に反する傾向にある。したがつて本発明は上記従来
の欠点を解決する目的で導体細条の必要な部分を厚くし
て強度を補強させることのできる半導体装置用基板の製
造方法を提供するものである。For this reason, when the conductor strip 2 cut at the portions 3a and 3b is bonded to a predetermined substrate, its strength is weak and bends easily, so its width must be increased. In particular, when it comes to multi-terminal semiconductor devices, the shape tends to be large, which goes against the objective of miniaturization. SUMMARY OF THE INVENTION Accordingly, the present invention provides a method for manufacturing a substrate for a semiconductor device in which the necessary portions of the conductor strips are made thicker to increase the strength thereof, in order to solve the above-mentioned conventional drawbacks.
以下図面を用いて本発明による半導体装置用基板の製造
方法について詳細に説明する。第3図は本発明による半
導体装置用基板、特に絶縁フイルム状の半導体装置用基
板の製造方法により形成される半導体装置用基板の一実
施例を示す要部断面図であり、第1図、第2図と同記号
は同一要素となるのでその説明は省略する。DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for manufacturing a semiconductor device substrate according to the present invention will be described in detail below with reference to the drawings. FIG. 3 is a cross-sectional view of essential parts showing an embodiment of a semiconductor device substrate formed by the method of manufacturing a semiconductor device substrate according to the present invention, particularly an insulating film-shaped semiconductor device substrate. Since the same symbols as in FIG. 2 are the same elements, their explanation will be omitted.
同図において、絶縁フイルム1上の導体素地2aの強度
を必要とする部分、つまり切断部3a,3b部分の導体
素地2aには、Ni等の電解メツキが可能でかつ導体素
地2aのエツチングに耐える金属層4が被着形成されて
いる。この場合、Ni等の金属層4を被着して形成され
た導体細条5の厚さt′は、従来の導体細条2の厚さt
よりも十分に厚く形成されている。このような構成によ
れば、導体細条5は、切断部3a,3bにおける厚さt
′がt′〉tと厚肉となるため、充分な強度が得られる
。In the figure, the parts of the conductor base 2a on the insulating film 1 that require strength, that is, the conductor base 2a at the cut parts 3a and 3b, can be electrolytically plated with Ni or the like and are resistant to etching of the conductor base 2a. A metal layer 4 is deposited. In this case, the thickness t' of the conductor strip 5 formed by depositing the metal layer 4 such as Ni is the thickness t of the conventional conductor strip 2.
It is formed sufficiently thicker than the According to such a configuration, the conductor strip 5 has a thickness t at the cut portions 3a and 3b.
Since ' is thick (t'>t), sufficient strength can be obtained.
したがつて、多端子の半導体装置においてもその形状を
大きくすることなく、実用上充分な強度が得られ、半導
体装置を小型化することができる。次に、上記絶縁フイ
ルム状の半導体装置用基板の製造方法を第4図a−hに
示す断面工程図を用いて説明する。Therefore, even in a multi-terminal semiconductor device, practically sufficient strength can be obtained without increasing the size of the device, and the semiconductor device can be miniaturized. Next, a method of manufacturing the above-mentioned insulating film-shaped substrate for a semiconductor device will be explained using cross-sectional process diagrams shown in FIGS. 4a-h.
まず、同図aに示すように、所定の幅にスリツトし、ス
プロケツト孔1a1中央孔1b,1cを設け、ポリイミ
ド等で形成された絶縁フイルム1の上面に約35μm程
度の厚さのCu箔6を貼り付ける。次に同図bに示すよ
うにこのCu箔6の上面および絶縁フイルム1の開孔1
b,1c部分の表面部分の所定位置にフオトレジスト等
の耐メツキ液性を有する有機材料フイルム7A,7b,
7cそれぞれを被覆し、Cu箔6の表面に所定の導体細
条のパターンを焼き付ける。次いで同図cに示すように
有機材料フイルム7A,7b,7cで被覆されていない
導体細条のパターン上に電解メツキにより数μmの厚さ
にNiメツキを施し、Ni層8を形成する。次に同図d
に示すようにNl層8の表面で細条の厚みを厚くしたい
部分を除くNi層8の領域8a部分にフオトレジスト等
の耐メツキ性有機材料フイルム9を被覆し、他方、耐メ
ツキ性有機材料フイルム9で被覆されないNi層8の領
域部分8bに数μmから数10μmの厚さにN!メツキ
を施し、Ni層10を形成する{同図e参照}。しかる
後、同図fに示すように有機材料フイルム7A,9のみ
を除去するか、または有機材料フイルム7A,7b,7
cを除去後に孔1b,1c内のみに有機材料フイルム7
B,7cを再被覆する。次に表面のNi層8,10およ
び有機材料フイルム7B,7cで覆わない部分のCu箔
6をエツチングで除去してCu箔の導体素地2aを形成
した後、有機材料フイルム7B,7cを除去する{(同
図g参照)}。しかる後、同図hに示すようにパターン
に形成された導体素地2aの露出部分に無電解等でSn
や電解でAu等のメツキ層2bを形成して第3図に示し
たような導体細条5が形成される。以上説明したように
本発明による半導体装置用基板の製造方法は、導体細条
の孔部の橋絡部分を局部的に厚肉に形成したことによつ
て、その部分を切断して所定の基板に接合したとき、そ
の強度が極めて大きくなる。First, as shown in Figure a, a sprocket hole 1a1 is slit to a predetermined width, central holes 1b and 1c are provided, and a Cu foil 6 with a thickness of about 35 μm is placed on the upper surface of an insulating film 1 made of polyimide or the like. Paste. Next, as shown in FIG.
Organic material films 7A, 7b, having plating liquid resistance such as photoresist are placed at predetermined positions on the surface portions of portions b and 1c.
7c, and a predetermined pattern of conductive strips is printed on the surface of the Cu foil 6. Next, as shown in FIG. 4c, Ni plating is applied to a thickness of several μm by electrolytic plating on the conductor strip patterns that are not covered with the organic material films 7A, 7b, and 7c to form a Ni layer 8. Next, figure d
As shown in FIG. 3, a region 8a of the Ni layer 8 excluding the part where the thickness of the strips is desired to be thickened on the surface of the Nl layer 8 is coated with a plating-resistant organic material film 9 such as photoresist; The region 8b of the Ni layer 8 that is not covered with the film 9 is coated with N! to a thickness of several μm to several tens of μm. Plating is applied to form a Ni layer 10 {see e in the same figure}. After that, as shown in FIG.
After removing c, an organic material film 7 is placed only in the holes 1b and 1c.
Recoat B, 7c. Next, the portions of the Cu foil 6 that are not covered by the surface Ni layers 8, 10 and the organic material films 7B, 7c are removed by etching to form a conductive base 2a of Cu foil, and then the organic material films 7B, 7c are removed. {(See g in the same figure)}. Thereafter, as shown in FIG.
A plating layer 2b of Au or the like is formed by electrolysis or electrolysis to form conductor strips 5 as shown in FIG. As explained above, in the method of manufacturing a substrate for a semiconductor device according to the present invention, the bridging portion of the hole of the conductor strip is locally formed thick, and the portion is cut to form a predetermined substrate. When bonded, its strength becomes extremely high.
したがつて多端子の半導体装置においてもその形状を小
さくでき、装置を小型化できるなどの優れた効果が得ら
れる。Therefore, even in a multi-terminal semiconductor device, its shape can be reduced, and excellent effects such as miniaturization of the device can be obtained.
第1図は従来の半導体装置用基板特にキヤリアテープの
一例を示す要部斜視図、第2図は第1図のA−A′・断
面図、第3図は本発明による半導体装置用基板の製造方
法により形成される半導体装置用基板の一実施例を示す
要部断面図、第4図a〜hは本発明による半導体装置用
基板の製造方法を説明するための要部断面工程図である
。
1・・・・・・絶縁フイルム、1a,1b,1c・.・
..QLl2・・・・・・導体細条、2a・・・・・・
導体素地、2b・・・・・・メツキ層、3a,3b・・
・・・・切断部、4・・・・・・金属層、5・・・・・
・導体細条、6・・・・・・箔、7a,7b,7c・・
・・・・有機材料フイルム、8・・・・・・Ni層、9
・・・・・・有機材料フイルム、10・・・・・・Ni
層。FIG. 1 is a perspective view of essential parts showing an example of a conventional semiconductor device substrate, particularly a carrier tape, FIG. 2 is a cross-sectional view taken along line A-A' in FIG. 1, and FIG. 3 is a cross-sectional view of a semiconductor device substrate according to the present invention. FIGS. 4A to 4H are cross-sectional views of main parts showing one embodiment of a semiconductor device substrate formed by the manufacturing method, and FIGS. . 1...Insulating film, 1a, 1b, 1c...・
.. .. QLl2... Conductor strip, 2a...
Conductor base, 2b... Plating layer, 3a, 3b...
... Cutting part, 4 ... Metal layer, 5 ...
・Conductor strips, 6...Foil, 7a, 7b, 7c...
...Organic material film, 8...Ni layer, 9
...Organic material film, 10...Ni
layer.
Claims (1)
周辺に外部リードとなる部分を形成する孔とを設けた可
撓性絶縁フィルムと、前記外周孔を橋絡させかつ前記絶
縁フィルム上に形成された導体細条とからなる半導体装
置用基板において、前記導体細条に、該導体細条素地に
電解メッキが可能でかつ導体素地のエッチングに耐える
金属を電解メッキして該導体細条の膜厚を厚く形成する
ことを特徴とした半導体装置用基板の製造方法。1. A flexible insulating film having a hole in the center for connecting and arranging a semiconductor element and a hole in the outer periphery of the hole to form a part that will become an external lead, and a flexible insulating film that bridges the outer peripheral hole and is on the insulating film. In the substrate for a semiconductor device, the conductor strip is electrolytically plated with a metal that can be electrolytically plated onto the conductor strip base and is resistant to etching of the conductor base. A method of manufacturing a substrate for a semiconductor device, characterized by forming a thick film.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP53145913A JPS5929146B2 (en) | 1978-11-22 | 1978-11-22 | Method for manufacturing substrates for semiconductor devices |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP53145913A JPS5929146B2 (en) | 1978-11-22 | 1978-11-22 | Method for manufacturing substrates for semiconductor devices |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5571052A JPS5571052A (en) | 1980-05-28 |
| JPS5929146B2 true JPS5929146B2 (en) | 1984-07-18 |
Family
ID=15395962
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP53145913A Expired JPS5929146B2 (en) | 1978-11-22 | 1978-11-22 | Method for manufacturing substrates for semiconductor devices |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5929146B2 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60177748U (en) * | 1984-05-07 | 1985-11-26 | 株式会社 山本製作所 | Culm release device in threshing machine |
| JPS624933U (en) * | 1985-06-26 | 1987-01-13 | ||
| JPS6217839U (en) * | 1985-07-18 | 1987-02-03 | ||
| JPS6274538U (en) * | 1985-10-29 | 1987-05-13 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102013013213B4 (en) | 2013-08-09 | 2016-07-07 | Kautex Textron Gmbh & Co. Kg | Operating fluid container with integrated deaerating and / or venting valve |
-
1978
- 1978-11-22 JP JP53145913A patent/JPS5929146B2/en not_active Expired
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60177748U (en) * | 1984-05-07 | 1985-11-26 | 株式会社 山本製作所 | Culm release device in threshing machine |
| JPS624933U (en) * | 1985-06-26 | 1987-01-13 | ||
| JPS6217839U (en) * | 1985-07-18 | 1987-02-03 | ||
| JPS6274538U (en) * | 1985-10-29 | 1987-05-13 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5571052A (en) | 1980-05-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8900464B2 (en) | Method of making a microelectronic interconnect element with decreased conductor spacing | |
| US8110245B2 (en) | Semiconductor device, mounting substrate and method of manufacturing mounting substrate, circuit board, and electronic instrument | |
| JPH10335569A (en) | Lead frame, manufacturing method thereof, semiconductor device and manufacturing method thereof | |
| JPH0536756A (en) | Tape carrier for semiconductor device and manufacturing method thereof | |
| KR100861246B1 (en) | COF film carrier tape and its manufacturing method | |
| JPS5929146B2 (en) | Method for manufacturing substrates for semiconductor devices | |
| JP2001267376A (en) | Manufacturing method of fpc and display | |
| JPH07240434A (en) | Bump electrode and manufacturing method thereof | |
| JP4033090B2 (en) | Manufacturing method of tape carrier for semiconductor device | |
| JP3709452B2 (en) | COF film carrier tape manufacturing method | |
| JPS6341238B2 (en) | ||
| JPH04102341A (en) | Manufacture of tab tape | |
| JP3028413B1 (en) | Electronic circuit device | |
| JP2654655B2 (en) | Manufacturing method of resistor | |
| EP0408768A1 (en) | Chip carrier | |
| JPH0613434A (en) | Film carrier for semiconductor devices | |
| JP2001358182A (en) | Wiring board manufacturing method, semiconductor device and manufacturing method thereof, circuit board, and electronic equipment | |
| JPS5917978B2 (en) | Manufacturing method of semiconductor device | |
| JPS5910252A (en) | Flexible tape of film carrier | |
| JPH01136345A (en) | Manufacture of tape carrier with bump | |
| JPH04249334A (en) | Tape carrier for tab use | |
| JP2000031612A (en) | Wiring board | |
| JPH0541412A (en) | Tape carrier and manufacture thereof, and packaging method of electronic parts using same | |
| JPS62188343A (en) | Manufacture of semiconductor device | |
| JP2000101216A (en) | Manufacture of film substrate |