Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS593872B2 - Method for manufacturing semiconductor light emitting device - Google Patents
[go: Go Back, main page]

JPS593872B2 - Method for manufacturing semiconductor light emitting device - Google Patents

Method for manufacturing semiconductor light emitting device

Info

Publication number
JPS593872B2
JPS593872B2 JP53153559A JP15355978A JPS593872B2 JP S593872 B2 JPS593872 B2 JP S593872B2 JP 53153559 A JP53153559 A JP 53153559A JP 15355978 A JP15355978 A JP 15355978A JP S593872 B2 JPS593872 B2 JP S593872B2
Authority
JP
Japan
Prior art keywords
layer
light emitting
width
emitting device
semiconductor light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53153559A
Other languages
Japanese (ja)
Other versions
JPS5580386A (en
Inventor
洋 西
光博 矢野
次男 熊井
公人 田草川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP53153559A priority Critical patent/JPS593872B2/en
Publication of JPS5580386A publication Critical patent/JPS5580386A/en
Publication of JPS593872B2 publication Critical patent/JPS593872B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Semiconductor Lasers (AREA)
  • Led Devices (AREA)

Description

【発明の詳細な説明】 本発明は、二重ヘテロ接合ストライプ構造の半導体発光
装置の製造方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a semiconductor light emitting device having a double heterojunction stripe structure.

光通信等に使用する光ファイバは、波長0.85μm帯
、1.05μm帯、1.3μm帯、1.6μm帯等に於
いて低い伝送損失特性を示すものとなる。従つて光信号
発生用の光源として、GaAlAs3部nGaAs、ワ
GaAsSb3部nGaAsP等を用いた二重ヘテロ
接合ストライプ構造の半導体発光装置が提案されている
。このようなストライプ構造としては、ストライプ電極
型、ヘテロアイソレーシヨン型、Zn等の拡散によるプ
レーナストライプ型、メサエツ10チングによるメサス
トライプ型、内部に電流狭窄部を形成した内部ストライ
プ型等があり、何れも電流注入領域を発光領域としてい
るものである。しかし、横モードを安定に且つ単一基本
モードとすることは容易でなく、又駆動電流と光出力と
の15関係の直線性が充分でなかつた。本発明は、二重
ヘテロ接合ストライプ構造の半導体発光装置の横モード
の単一化並びに安定化を図り、且つ光出力特性を改善し
、簡単に工程で製造し得る方法を提供することを目的と
するものでク0ある。
Optical fibers used for optical communications etc. exhibit low transmission loss characteristics in wavelength bands of 0.85 μm, 1.05 μm, 1.3 μm, 1.6 μm, etc. Therefore, a semiconductor light emitting device having a double heterojunction stripe structure using GaAlAs, 3 parts nGaAs, GaAsSb, 3 parts nGaAsP, etc., has been proposed as a light source for generating an optical signal. Such stripe structures include a stripe electrode type, a hetero-isolation type, a planar stripe type by diffusion of Zn, etc., a mesa stripe type by mesa etching, an internal stripe type with a current confinement formed inside, etc. In both cases, the current injection region is the light emitting region. However, it is not easy to stabilize the transverse mode into a single fundamental mode, and the linearity of the 15 relationship between drive current and optical output is not sufficient. An object of the present invention is to provide a method for unifying and stabilizing the transverse mode of a semiconductor light emitting device having a double heterojunction stripe structure, improving the light output characteristics, and making it possible to easily manufacture the device through a process. There are 0 things to do.

以下実施例について詳細に説明する。第1図は損失導波
型の半導体発光装置の説明図であり、1はn−InPの
基板、2は1μm以上の厚さのn−InP又はn−In
GaAsPのクラッド層、3は0.1〜0.3μmの厚
さのInGaAsPの活性層、254は0.3μ一保度
のp−InP又はp−InGaAsPのクラッド層、5
はO、6n似上の厚さのInGaAsPの損失層で、領
域5aはp型、領域5bはn型又は高抵抗の電流阻止領
域、6はp−InP又はp一部nGaAsPの導波層
7|8は電極である。30活性層3上のクラッド層4が
薄いので、損失層5による光の損失が生じるが、導波層
6が設けられているので、この導波層6に入射した光は
損失を受けないで伝搬する。
Examples will be described in detail below. FIG. 1 is an explanatory diagram of a loss waveguide type semiconductor light emitting device, in which 1 is an n-InP substrate, 2 is an n-InP or n-In substrate with a thickness of 1 μm or more.
A cladding layer of GaAsP, 3 is an active layer of InGaAsP with a thickness of 0.1 to 0.3 μm, 254 is a cladding layer of p-InP or p-InGaAsP with a thickness of 0.3 μm, 5
is a lossy layer of InGaAsP with a thickness similar to O, 6n, region 5a is p-type, region 5b is n-type or high resistance current blocking region, and 6 is a waveguide layer of p-InP or p-part nGaAsP.
7|8 is an electrode. 30 Since the cladding layer 4 on the active layer 3 is thin, light loss occurs due to the loss layer 5, but since the waveguide layer 6 is provided, the light incident on the waveguide layer 6 does not suffer loss. propagate.

従つて導波層6直下の幅wの発光領域が生じ、又損失層
5の一部の領域355aはp型であるから幅sの範囲に
電流が流れることになる。従つて誘導放出により中心部
の注入キャリア分布にホールバーニングが生じ、この結
果中心部の等価的な屈折率が上昇し、キヤリア分布によ
るフオーカシング効果を利用することができ、発光効率
を増大することができる。
Therefore, a light emitting region with a width w is generated directly under the waveguide layer 6, and since a part of the region 355a of the loss layer 5 is of the p-type, a current flows in a range of the width s. Therefore, hole burning occurs in the injected carrier distribution at the center due to stimulated emission, and as a result, the equivalent refractive index at the center increases, making it possible to utilize the focusing effect due to the carrier distribution and increasing the luminous efficiency. can.

又導波層6により横モードは安定な単一基本モードとす
ることができる。第2図a−dは本発明の実施例の工程
説明図であり、同図aに示すように、n−1nP基板1
上に液相エピタキシヤル成長等により、n−1nP又は
n−1nGaAsPのクラツド層2、NGaAsPの活
性層3、p−1nP又はp−1nGaAsPのクラツド
層4、p−1nGaAsPの損失層5を形成する。
Furthermore, the waveguide layer 6 allows the transverse mode to be made into a stable single fundamental mode. 2A to 2D are process explanatory diagrams of an embodiment of the present invention, and as shown in FIG. 2A, an n-1nP substrate 1
A cladding layer 2 of n-1nP or n-1nGaAsP, an active layer 3 of NGaAsP, a cladding layer 4 of p-1nP or p-1nGaAsP, and a loss layer 5 of p-1nGaAsP are formed thereon by liquid phase epitaxial growth or the like. .

各層2〜5の厚さは、クラツド層2は1μm以上、活性
層3は0.1〜0.3μm1クラツド層4は0.3μ禮
度、損失層は0.6μmlユ上とする。次に同図bに示
すように、損失層5に幅wの溝を選択エツチングにより
形成する。
The thickness of each layer 2 to 5 is 1 .mu.m or more for the cladding layer 2, 0.1 to 0.3 .mu.m for the active layer 3, 0.3 .mu.m for the cladding layer 4, and 0.6 .mu.m for the loss layer. Next, as shown in FIG. 5B, a groove with a width w is formed in the loss layer 5 by selective etching.

次に同図cに示すように、全面に導波層6を形成する。
次に同図dに示すように、幅Sの部分にマスクを設けて
プロット注入を行なう。
Next, as shown in FIG. 3c, a waveguide layer 6 is formed on the entire surface.
Next, as shown in FIG. 4D, a mask is provided in a portion having a width S, and plot implantation is performed.

深さは損失層5とクラツド層4との境界近傍とし、点線
斜線を施した領域9に電極7,8間の電流が流れないよ
うにする。そして電極7,8を形成して完成するもので
ある。なお電極8は各層2〜5の成長前に基板1に形成
することもできる。電極7,8間の電流は幅Sの範囲に
流れるが、導波層6は幅wでクラツド層4上に形成され
ているので、発光領域の幅はwとなり、電流注入領域の
幅Sより狭いものとなる。
The depth is set near the boundary between the loss layer 5 and the cladding layer 4, so that no current flows between the electrodes 7 and 8 in a region 9 shaded with dotted lines. Then, electrodes 7 and 8 are formed to complete the process. Note that the electrode 8 can also be formed on the substrate 1 before the growth of each layer 2 to 5. The current between the electrodes 7 and 8 flows within a range of width S, but since the waveguide layer 6 has a width w and is formed on the cladding layer 4, the width of the light emitting region is w, which is smaller than the width S of the current injection region. It becomes narrow.

なお導波層6をp−InPとした場合、電極7とのオー
ミツクコンタクトを得る為に、導波層6上にp−1nG
aAsPの層を形成した後電極7を設けることが好適で
ある。又各層の組成は、各層の符号を(ニ)内で示す各
層のバンドギヤツプエネルギEgの関係が、Eg(3K
Eg(2)、Eg(3KEg(4)、Eg(4)〉Eg
(5)、Eg(5)〉Eg(6)、Eg(4)くEg(
6)となるように選定されている。次に具体例について
説明する。
Note that when the waveguide layer 6 is made of p-InP, in order to obtain ohmic contact with the electrode 7, p-1nG is applied on the waveguide layer 6.
It is preferred to provide the electrode 7 after forming the layer of aAsP. In addition, the composition of each layer is such that the relationship between the band gap energy Eg of each layer, where the code of each layer is shown in (d), is Eg (3K
Eg(2), Eg(3KEg(4), Eg(4)>Eg
(5), Eg(5)〉Eg(6), Eg(4)
6). Next, a specific example will be explained.

n−1nPの(100)基板1上に液相エピタキシヤル
成長法により成長温度600〜700℃でn−1nP(
Snl−L7′)のクラツド層2を8μM,.InO.
76GaO.24ASO.5.PO.45の活性層3を
0.2μTn.p−1nP(Znドープ)のクラツド層
4を0.3μWL.p−1n0.76Ga0.24′フ AsO.55pO.45(Znドープ)の損失層5を1
μmの厚さで順次形成し、次に損失層5を選択エツチン
グして幅W=7μmの溝を形成した。
n-1nP(
The cladding layer 2 of Snl-L7') was 8 μM. InO.
76GaO. 24ASO. 5. P.O. 45 active layer 3 with a thickness of 0.2 μTn. A p-1nP (Zn-doped) cladding layer 4 was formed with a thickness of 0.3μWL. p-1n0.76Ga0.24'F AsO. 55 pO. 45 (Zn doped) loss layer 5
The loss layer 5 was sequentially formed to a thickness of .mu.m, and then the loss layer 5 was selectively etched to form a groove having a width W of 7 .mu.m.

次に液相エピタキシヤル成長法により成長温度580〜
600℃でp−1nP(Znドープ)の導波層6をクラ
ツド層4上で1.2μmの厚さに成長させ、次にp−N
O.76GaO.24AsO.55pO.45(Znド
ープ)の0ンタクト層を0.5μmの厚さに成長させた
。次に幅S=10μMf)Auのマスクを設けてプロト
ン注入を行なつた。このプロトン注入は加速電圧200
KeV、ドーズ量2×1015丁2であつた。次にAu
−Znの電極7を形成した。このような損失導波型の半
導体発光装置は、第3図に示すように、閾値電流80m
Aで、その1.5倍までは直線性が良く、且つ横モード
は単一基本モードであつた。
Next, the liquid phase epitaxial growth method is used to grow at a growth temperature of 580~
A p-1nP (Zn-doped) waveguide layer 6 is grown on the cladding layer 4 to a thickness of 1.2 μm at 600°C, and then a p-N
O. 76GaO. 24AsO. 55 pO. A 0.45 (Zn-doped) intact layer was grown to a thickness of 0.5 μm. Next, a proton implantation was performed using an Au mask having a width S=10 μMf. This proton injection is performed at an acceleration voltage of 200
KeV, and the dose was 2×10 15 tons. Next, Au
-An electrode 7 of Zn was formed. As shown in FIG. 3, such a loss waveguide type semiconductor light emitting device has a threshold current of 80 m
A, the linearity was good up to 1.5 times that, and the transverse mode was a single fundamental mode.

なお発光波長は1.27μmであつた。以上説明したよ
うに、本発明は、二重ヘテロ接合ストライプ構造の半導
体発光装置を製造する工程に於いて、損失層5に発光領
域の幅に相当する幅の溝を形成した後、全面に導波層6
を形成し、電流注入領域の幅に相当する幅のマスクを施
してプロトン注入を行なうことによつて、電流注入領域
の幅より狭い幅の発光領域を形成することができるもの
であり、活性層3上のクラツド層4を薄くしているので
、損失層5及び導波層6による横モードの単一化並びに
安定化を図ることができる。
Note that the emission wavelength was 1.27 μm. As explained above, in the process of manufacturing a semiconductor light-emitting device with a double heterojunction stripe structure, the present invention forms a groove having a width corresponding to the width of the light-emitting region in the loss layer 5, and then conducts the entire surface. wave layer 6
By forming a mask with a width corresponding to the width of the current injection region and performing proton implantation, it is possible to form a light emitting region with a width narrower than the width of the current injection region. Since the cladding layer 4 on the optical waveguide 3 is made thin, the transverse mode can be unified and stabilized by the loss layer 5 and the waveguide layer 6.

又発光領域の幅を電流注入領域の幅以上にした場合は、
閾値電流の減少には有効であるが、光出力特性の曲がり
、所謂キックが生じ易い欠点があるが、本発明のように
、発光領域の幅を電流注入領域の幅より狭くすることに
より、横モードが安定化されて、光出力特性の直線性が
改善される利点がある。
Also, if the width of the light emitting region is made larger than the width of the current injection region,
Although it is effective in reducing the threshold current, it has the disadvantage that it tends to cause curved optical output characteristics, so-called kick. There is an advantage that the mode is stabilized and the linearity of the optical output characteristics is improved.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は損失導波型の半導体発光装置の説明図、第2図
a−dは本発明の実施例の工程説明図、第3図は本発明
の実施例によつて製作した半導体発光装置の電流光出力
特性曲線図である。 1は基板、2,4はクラツド層、3は活性層、5は損失
層、6は導波層、7,8は電極、9はプロトン注入領域
である。
FIG. 1 is an explanatory diagram of a loss-guided semiconductor light emitting device, FIGS. 2 a to d are process explanatory diagrams of an embodiment of the present invention, and FIG. 3 is a semiconductor light emitting device manufactured according to an embodiment of the present invention. FIG. 3 is a current-light output characteristic curve diagram of FIG. 1 is a substrate, 2 and 4 are cladding layers, 3 is an active layer, 5 is a loss layer, 6 is a waveguide layer, 7 and 8 are electrodes, and 9 is a proton injection region.

Claims (1)

【特許請求の範囲】[Claims] 1 二重ヘテロ接合ストライプ構造の半導体発光装置の
製造方法に於いて、基板上にクラッド層、活性層、前記
クラッド層より薄いクラッド層及び損失層を形成し、該
損失層に発光領域の幅に相当する幅の溝を形成し、全面
に導波層を形成した後、電流注入領域の幅に相当する幅
のマスクを施してプロトン注入を行ない、前記電流注入
領域の幅より狭い幅の発光領域が形成される工程を含む
ことを特徴とする半導体発光装置の製造方法。
1. In a method for manufacturing a semiconductor light emitting device with a double heterojunction stripe structure, a cladding layer, an active layer, a cladding layer thinner than the cladding layer, and a loss layer are formed on a substrate, and the loss layer has a width of a light emitting region. After forming a groove with a corresponding width and forming a waveguide layer on the entire surface, a mask with a width corresponding to the width of the current injection region is applied and proton injection is performed to form a light emitting region with a width narrower than the width of the current injection region. 1. A method for manufacturing a semiconductor light emitting device, the method comprising the step of forming a semiconductor light emitting device.
JP53153559A 1978-12-11 1978-12-11 Method for manufacturing semiconductor light emitting device Expired JPS593872B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53153559A JPS593872B2 (en) 1978-12-11 1978-12-11 Method for manufacturing semiconductor light emitting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53153559A JPS593872B2 (en) 1978-12-11 1978-12-11 Method for manufacturing semiconductor light emitting device

Publications (2)

Publication Number Publication Date
JPS5580386A JPS5580386A (en) 1980-06-17
JPS593872B2 true JPS593872B2 (en) 1984-01-26

Family

ID=15565135

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53153559A Expired JPS593872B2 (en) 1978-12-11 1978-12-11 Method for manufacturing semiconductor light emitting device

Country Status (1)

Country Link
JP (1) JPS593872B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5736882A (en) * 1980-08-15 1982-02-27 Nec Corp Stripe type double hetero junction laser element
GB2105099B (en) * 1981-07-02 1985-06-12 Standard Telephones Cables Ltd Injection laser

Also Published As

Publication number Publication date
JPS5580386A (en) 1980-06-17

Similar Documents

Publication Publication Date Title
US4870468A (en) Semiconductor light-emitting device and method of manufacturing the same
JPH10242577A (en) Semiconductor laser and method of manufacturing the same
JPS593872B2 (en) Method for manufacturing semiconductor light emitting device
JPH0671121B2 (en) Semiconductor laser device
JPS6318874B2 (en)
JPS621277B2 (en)
JPH067603B2 (en) Light emitting diode
JPS6386581A (en) light emitting diode
JPS59127892A (en) Semiconductor laser and manufacture thereof
JPS6136720B2 (en)
JP2740165B2 (en) Semiconductor laser
JPS594870B2 (en) semiconductor light emitting device
JPS60132381A (en) Semiconductor laser device
JPS6292385A (en) Semiconductor laser
JP2003060309A (en) Semiconductor laser
JPS596588A (en) Semiconductor laser
JPH02125488A (en) Semiconductor laser device
JPS61220389A (en) Integrated type semiconductor laser
JPH01132189A (en) Semiconductor laser device and its manufacturing method
JPH054833B2 (en)
JPS6112399B2 (en)
JPH02172288A (en) Semiconductor laser device
JPH01309393A (en) Semiconductor laser device and its manufacture
JPH04257284A (en) Buried hetero structured semiconductor laser
JPH0314280A (en) Large-output semiconductor laser and manufacture thereof