Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS5945220B2 - CCD manufacturing method - Google Patents
[go: Go Back, main page]

JPS5945220B2 - CCD manufacturing method - Google Patents

CCD manufacturing method

Info

Publication number
JPS5945220B2
JPS5945220B2 JP54099705A JP9970579A JPS5945220B2 JP S5945220 B2 JPS5945220 B2 JP S5945220B2 JP 54099705 A JP54099705 A JP 54099705A JP 9970579 A JP9970579 A JP 9970579A JP S5945220 B2 JPS5945220 B2 JP S5945220B2
Authority
JP
Japan
Prior art keywords
oxide film
substrate
mask
polycrystalline silicon
shielding effect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54099705A
Other languages
Japanese (ja)
Other versions
JPS5623778A (en
Inventor
哲二 川端
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP54099705A priority Critical patent/JPS5945220B2/en
Publication of JPS5623778A publication Critical patent/JPS5623778A/en
Publication of JPS5945220B2 publication Critical patent/JPS5945220B2/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0198Integrating together multiple components covered by H10D44/00, e.g. integrating charge coupled devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Solid State Image Pick-Up Elements (AREA)

Description

【発明の詳細な説明】 本発明はCCDの製造方法に関する。[Detailed description of the invention] The present invention relates to a method for manufacturing a CCD.

第1図乃至第5図に代表的なCCDの製造工程を示す。
一導電型半導体基板、例えばP型のシリコン基板1の全
面に不純物の拡散に対して遮蔽効果のある7000〜8
000λの比較的膜厚大なる酸化膜2を成長させた後、
基板1の両端部にこの酸化膜2をマスクとしてN型の不
純物を拡散して書き込み、読み出し領域3、4を形成し
(第1図)、次にこの両領域3、4間に跨つて存在する
酸化膜2を選択除去し、その露出基板箇所に改めて比較
的膜厚の薄いゲート酸化膜5を成長させ、引き続いてこ
のゲート酸化膜5上に最終的に転送電極となる多結晶シ
リコン膜6を被着する(第2図)。然る後、マスク7と
フォトレジスト膜8とを用いたフォトリソグラフィー法
を駆使(第3図)して多結晶シリコン膜6を選択除去し
、書き込み領域3と読み出し領域4とに跨る転送電極9
、9・・・を得る(第4図)。次に熱酸化雰囲気中にて
転送電極上面に表面保護用酸化膜10を成長させ、最後
に書き込み領域3並びに読み出し領域4に夫々連つた書
き込み電極11並びに読み出し電極12を設けてCCD
を完成する。斯る方法に依ると第3図で示すフォトリソ
グラフィー工程に於てマスクTとフォトレジスト膜8と
が基板1の端部の厚み大なる酸化膜2の存在に依つて7
000〜8000λ離間したものと成り、その結果この
フォトリソグラフィー工程での解像度が低下し、2μよ
り高い精度の転送電極9、9・・・は得られず、最終的
には転送効率の向上は望めなかつた。
A typical CCD manufacturing process is shown in FIGS. 1 to 5.
7000-8 which has a shielding effect against diffusion of impurities on the entire surface of a semiconductor substrate of one conductivity type, for example, a P-type silicon substrate 1.
After growing a relatively thick oxide film 2 of 000λ,
Using this oxide film 2 as a mask, N-type impurities are diffused and written into both ends of the substrate 1 to form readout regions 3 and 4 (FIG. 1), and then a region straddles between these regions 3 and 4. Then, a relatively thin gate oxide film 5 is grown on the exposed substrate portion, and then a polycrystalline silicon film 6 that will eventually become a transfer electrode is grown on this gate oxide film 5. (Figure 2). Thereafter, the polycrystalline silicon film 6 is selectively removed using a photolithography method using a mask 7 and a photoresist film 8 (FIG. 3) to form a transfer electrode 9 spanning the writing region 3 and the reading region 4.
, 9... are obtained (Figure 4). Next, a surface protective oxide film 10 is grown on the upper surface of the transfer electrode in a thermal oxidation atmosphere, and finally a write electrode 11 and a read electrode 12 are provided in the write area 3 and read area 4, respectively, and the CCD
complete. According to this method, in the photolithography process shown in FIG.
As a result, the resolution in this photolithography process decreases, and the transfer electrodes 9, 9, etc. with a precision higher than 2μ cannot be obtained, and ultimately, an improvement in transfer efficiency cannot be expected. Nakatsuta.

本発明は斯様な問題点に鑑みて為されたものであつて、
第6図以降を参照しつつ詳述する。
The present invention was made in view of such problems, and includes:
This will be explained in detail with reference to FIG. 6 and subsequent figures.

本発明の第1の工程は第6図に示す如く、半導体基板2
0の両端部に段部21、21を形成するところにある。
この段部21、2、1の深さは不純物の拡散に対して遮
蔽効果のある酸化膜の厚み以上、具体的には5000〜
6000λとする。次にこの段部21、21を有する基
板20全表面に段部21、21の深さと同程度の500
0〜6000λの厚み酸化膜22を成長させ、引き続い
て基板20両端部の段部21、21に隣接して不純物を
拡散して書き込み領域23並びに読み出し領域24を形
成する(第T図)。然る後、酸化膜22を除去して基板
20を露出した後、この露出基板20上に1000λ程
度の厚みのゲート酸化膜25と3000〜4000λの
多結晶シリコン膜26とを形成する(第8図)。次に第
9図に示す如くこの多結晶シリコン膜26表面に設けた
フオトレジスト膜27とこのレジスト膜27に密着した
状態のマスク28とを用いたフォトリソグラフィー法に
依つて多結晶シリコン膜26を小領域に分離して書き込
み領域23と読み出し領域24とに跨る転送電極29,
29・・・を得る。然る後基板20を熱酸化雰囲気中に
置いて転送電極29,29・・表面を酸化して表面保膜
用酸化膜30を得、最後に上記書き込み領域23と読み
出し領域24とに夫々書き込み電極31と読み出し電極
32とを設けてCCDを完成する。本発明は以上の説明
から明らかな如く、基板の両端部に不純物の拡散に対し
て遮蔽効果のある酸化膜の厚みと同程度の深さの段部を
書き込み領域、読み出し領域の形成に先立つて設けてい
るので、転送電極形成の為のフォトリソグラフィー工程
に於てマスクをフオトレジスト膜に密着せしめる事が出
来、その解像度の低下を抑える事が可能となり、転送効
率の高いCCDを製造すg事カミ出来る。
The first step of the present invention is as shown in FIG.
Step portions 21, 21 are formed at both ends of 0.
The depth of the stepped portions 21, 2, 1 is at least the thickness of the oxide film that has a shielding effect against the diffusion of impurities, specifically 5000~
It is assumed to be 6000λ. Next, on the entire surface of the substrate 20 having the stepped portions 21, 21, a 500°
An oxide film 22 having a thickness of 0 to 6000 λ is grown, and then impurities are diffused adjacent to the step portions 21, 21 at both ends of the substrate 20 to form a write region 23 and a read region 24 (FIG. T). Thereafter, after removing the oxide film 22 to expose the substrate 20, a gate oxide film 25 with a thickness of about 1000λ and a polycrystalline silicon film 26 with a thickness of 3000 to 4000λ are formed on the exposed substrate 20 (8th figure). Next, as shown in FIG. 9, the polycrystalline silicon film 26 is formed by photolithography using a photoresist film 27 provided on the surface of the polycrystalline silicon film 26 and a mask 28 in close contact with the resist film 27. Transfer electrodes 29 are separated into small areas and span the write area 23 and the read area 24,
Obtain 29... Thereafter, the substrate 20 is placed in a thermal oxidation atmosphere to oxidize the surfaces of the transfer electrodes 29, 29 to obtain a surface film-preservation oxide film 30, and finally write electrodes are formed in the write area 23 and the read area 24, respectively. 31 and readout electrodes 32 are provided to complete the CCD. As is clear from the above description, the present invention involves forming step portions at both ends of the substrate with a depth comparable to the thickness of the oxide film, which has a shielding effect against diffusion of impurities, prior to forming the writing region and the reading region. Because of this, the mask can be brought into close contact with the photoresist film during the photolithography process for forming the transfer electrodes, making it possible to suppress the reduction in resolution and making it possible to manufacture CCDs with high transfer efficiency. I can kami.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図乃至第5図は悌来工程を示す要部の断面図、第6
図乃至第11図は本発明方法を工程順に示した断面図で
あつて、21は段部、27はフオトレジスト膜、28は
マスク、29は転送電極、を夫々示している。
Figures 1 to 5 are cross-sectional views of main parts showing the rolling process;
11 to 11 are cross-sectional views showing the method of the present invention in the order of steps, and 21 indicates a step, 27 a photoresist film, 28 a mask, and 29 a transfer electrode, respectively.

Claims (1)

【特許請求の範囲】[Claims] 1 半導体基板の両端部に不純物の拡散に対して遮蔽効
果のある酸化膜の厚みと同程度の深さの段部を形成した
後、不純物の拡散に対して遮蔽効果のある厚みの酸化膜
を形成し、この酸化膜をマスクとして上記段部に隣接し
た端部に不純物を拡散して書き込み領域、並びに読み出
し領域を設け、引き続いて基板全面にゲート酸化膜と多
結晶シリコンとを順次被着し、次に基板に密着したマス
クを用いたフォトリゾグラフィー法にて多結晶シリコン
を小領域に分離して上記書き込み、読み出し両領域に跨
る転送電極とし、最後に熱酸化雰囲気中に2転送電極上
面に表面保護用の酸化膜を成長させる事を特徴としたC
CDの製造方法。
1. After forming steps at both ends of the semiconductor substrate with a depth similar to that of the oxide film that has a shielding effect against impurity diffusion, an oxide film with a thickness that has a shielding effect against impurity diffusion is formed. Using this oxide film as a mask, impurities are diffused into the end portion adjacent to the stepped portion to provide a write region and a read region, and then a gate oxide film and polycrystalline silicon are successively deposited over the entire surface of the substrate. Next, the polycrystalline silicon is separated into small regions using a photolithography method using a mask that is in close contact with the substrate to form a transfer electrode that spans both the writing and reading regions, and finally the top surface of the two transfer electrodes is placed in a thermal oxidation atmosphere. C, which is characterized by growing an oxide film for surface protection on
CD manufacturing method.
JP54099705A 1979-08-03 1979-08-03 CCD manufacturing method Expired JPS5945220B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54099705A JPS5945220B2 (en) 1979-08-03 1979-08-03 CCD manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54099705A JPS5945220B2 (en) 1979-08-03 1979-08-03 CCD manufacturing method

Publications (2)

Publication Number Publication Date
JPS5623778A JPS5623778A (en) 1981-03-06
JPS5945220B2 true JPS5945220B2 (en) 1984-11-05

Family

ID=14254469

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54099705A Expired JPS5945220B2 (en) 1979-08-03 1979-08-03 CCD manufacturing method

Country Status (1)

Country Link
JP (1) JPS5945220B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS617351A (en) * 1984-06-22 1986-01-14 Toray Ind Inc Blow molded article
JPH08295789A (en) * 1996-02-13 1996-11-12 Toray Ind Inc Hollow molding resin composition

Also Published As

Publication number Publication date
JPS5623778A (en) 1981-03-06

Similar Documents

Publication Publication Date Title
JPS6038874A (en) Method of producing semiconductor device
JP2970307B2 (en) Method for manufacturing solid-state imaging device
JPS5945220B2 (en) CCD manufacturing method
JPS5649554A (en) Manufacture of semiconductor memory
JPS59188966A (en) Manufacture of solid-state image pickup device
JPH098299A (en) Semiconductor device and manufacturing method thereof
JPS6324657A (en) Manufacture of semiconductor memory
JPH02226727A (en) Manufacture of ldd type mos semiconductor device
JP3052293B2 (en) Method for manufacturing solid-state imaging device
JPS59107572A (en) Manufacture of semiconductor device
JPS5975667A (en) Manufacture of semiconductor device
JPH0350768A (en) Manufacture of photodiode array
JPH04215426A (en) Manufacture of semiconductor device
JPS60111464A (en) Manufacture of semiconductor device
JPH0139225B2 (en)
JPS6252954B2 (en)
JPS61187273A (en) Semiconductor device
JPH0254539A (en) Manufacturing method of vertical MOS FET
JPS60245164A (en) Manufacture of diode array
JPH0360078A (en) Manufacture of nonvolatile semiconductor memory
JPS6139548A (en) Semiconductor device
JPS5927542A (en) Manufacture of semiconductor device
JPH0385731A (en) Manufacture of bipolar transistor
JPS6185839A (en) Manufacture of semiconductor integrated circuit
JPS61224460A (en) Semiconductor storage device