Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6019340A - Control system of line concentrator - Google Patents
[go: Go Back, main page]

JPS6019340A - Control system of line concentrator - Google Patents

Control system of line concentrator

Info

Publication number
JPS6019340A
JPS6019340A JP58126026A JP12602683A JPS6019340A JP S6019340 A JPS6019340 A JP S6019340A JP 58126026 A JP58126026 A JP 58126026A JP 12602683 A JP12602683 A JP 12602683A JP S6019340 A JPS6019340 A JP S6019340A
Authority
JP
Japan
Prior art keywords
line
line concentrator
control system
contention
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58126026A
Other languages
Japanese (ja)
Inventor
Tsuneichi Ohama
大浜 常一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58126026A priority Critical patent/JPS6019340A/en
Publication of JPS6019340A publication Critical patent/JPS6019340A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は通信方式に係り、特にコンテンション方式をと
るオンラインシステムに好適な制御に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a communication system, and particularly to control suitable for an online system that uses a contention system.

〔発明の背景〕[Background of the invention]

従来の回線集線装置は端末装置側に設けることに依り使
用回嶽数を減らし回線使用量料金を低額に押えることを
目的にしているが、この場合、通信方式かボーリンク/
セレクション方式に限られて居りコンテンション方式が
出来ない欠点かめつた。
Conventional line concentrators are installed on the terminal equipment side to reduce the number of uses and keep line usage charges low, but in this case, the communication method or Volink/
The drawback was that it was limited to the selection method and could not use the contention method.

〔発明の目的〕[Purpose of the invention]

本発明の目的は通信方式のコンテンション方式を可能に
する集線装置を提供することにある。
An object of the present invention is to provide a line concentrator that enables a contention type communication system.

〔発明の概要〕[Summary of the invention]

上記の目的を達成する為にコンテンション方式の最大の
課題となる送信惰の送部をどの様に回避するかがポイン
トとなる。
In order to achieve the above objectives, the key point is how to avoid the transmission section, which is the biggest problem with the contention method.

本発明では、この回避方法を3相のクロックに依り優先
順位をキャリア検出の早い方をとる様にする。且つ回線
プロクラム番号と優先をつけた回線番号が異なった時、
LiCより回線不一致を検出し通信管理ブロクラムに知
らせ回線ブロクラム番号を切替えさせることに依りこれ
を回避する。
In the present invention, this method of avoidance is achieved by using three-phase clocks and giving priority to the earlier carrier detection. And when the line program number and the prioritized line number are different,
This is avoided by detecting line mismatch from the LiC and notifying the communication management blockram to switch the line blockrum number.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第1図〜第7図に依り説明す
る。
An embodiment of the present invention will be described below with reference to FIGS. 1 to 7.

第1図は本装置(LC)を用いるシステム構成を示す。FIG. 1 shows a system configuration using this device (LC).

LCは中央処理装置((:’PU)と端末装置(DTB
)複数台との間に位置し回線接続はモデム([株])に
て行なわれる。
LC is a central processing unit ((:'PU) and a terminal unit (DTB).
) is located between multiple units, and line connection is made by modem (Co., Ltd.).

第2図はLCを宮むCPU側の論理スイッチの概念を示
す。
FIG. 2 shows the concept of a logical switch on the CPU side that houses the LC.

LCの81と通信管理10クラムの82は同期して切替
る。
The LC 81 and the communication management 10 crumb 82 are switched in synchronization.

第4図はLCの論理ブロック図を示す。FIG. 4 shows a logical block diagram of the LC.

論理構成の特徴はスイッチ部(SW)とモデムキャリア
信号検出部(CD)にある。
The logical configuration is characterized by a switch section (SW) and a modem carrier signal detection section (CD).

コンテンション方式の場合、N、N+1.及びセンタ側
CPUで送信要求(ENQ)が同時に起こる。
In the case of contention method, N, N+1. A transmission request (ENQ) occurs simultaneously in the CPU on the center side.

第3図はセンタ側CPUとDTEN 、N+1で送信罹
の速算が発生した場合を示す。
FIG. 3 shows a case where a quick calculation of the transmission error occurs at the center side CPU, DTEN, and N+1.

又、この場合の本装置での回避手段を示す。Also, we will show how to avoid this situation with this device.

本図の場合、DTI(Nで回線起動が兄生じ、少し遅れ
1JTEN+1で回線起動が発生、又、CPU側でも回
線起動が発生すると、本LCはモードがIDLEからN
モード(DTEN起動検出)へ遷移する。
In the case of this figure, the line activation occurs at DTI (N), and the line activation occurs a little later at 1JTEN+1.Also, when the line activation occurs on the CPU side, the mode of this LC changes from IDLE to N.
Transition to mode (DTEN activation detection).

Nモード以後、DTEN+1からの起動は次のIDLE
モード状態迄受信しない。
After N mode, starting from DTEN+1 is the next IDLE
No reception until mode status.

CP U l1lON+1起動はICA経由でそのまま
本LCよりDTbへ送信される。
The activation of CPU 111ON+1 is directly transmitted from this LC to DTb via ICA.

但し、ここで本L CはI)TENの起動受信とCPU
の起動1)TEか異なるので回線番号の不一致を検出す
る。
However, here, this LC is I) TEN startup reception and CPU
1) Since the TEs are different, a mismatch in line numbers is detected.

不一致を検出するとその旨、本LCはIOAに報告する
。ICAはこの報告を受けると通信管理ブロクラム上の
N+1回森フロクラムをN回線ブロクラムへ切替えを行
なう。
If a mismatch is detected, this LC reports it to the IOA. Upon receiving this report, the ICA switches the N+1 forest block on the communication management block to the N line block.

次に詳細回路動作を述べる。Next, detailed circuit operation will be described.

第5図はDTBN 、N+ 1のモデムキャリア信号(
cd)がONすると受信タイミンク(rt)が矩形波で
送信されてくるので、これを図の如くrtとt2.又は
、t3にてサンブリンクする。このサンブリンク結果に
より論理SWをN又N+1のいずれかの切替えを行なう
Figure 5 shows the DTBN, N+1 modem carrier signal (
When t2. Or Sunblink at t3. Based on the result of the sunblink, the logic SW is switched to either N or N+1.

CPUからの回線起動はICAよりのC0NT几σL信
号2,3とkGE S信号に依る/・−ドウエア信号切
替えを行なう。この場合、IOAは通信管理ブロクラム
より送られてくるデータを解析し信号化をはかる。
Activation of the line from the CPU is performed by switching between /... and hardware signals based on the C0NT_σL signals 2 and 3 from the ICA and the kGES signal. In this case, the IOA analyzes the data sent from the communication management block and converts it into a signal.

通信管理プロクラムは、ENQデータに先立ち、プロト
コール上端末装置に送信しても影響を与えないデータ形
式で回線番号を知らしめる。
Prior to the ENQ data, the communication management program notifies the line number in a data format that does not affect the terminal device even if it is transmitted according to the protocol.

本実施例では、D T E Nの場合はCI ON i
’ ROL2.DTEN+1の場合はC(JNT几わL
3゜I D ]、 E状態へはリセット信号RESとす
る。RESは接断データ、1)LE、EOTデータに依
り発生するもの。
In this embodiment, in the case of D TE N, CI ON i
' ROL2. In the case of DTEN+1, C (JNT 几waL
3°I D ], the reset signal RES is used to enter the E state. RES is generated depending on connection/disconnection data, 1) LE, and EOT data.

スイッチタイミンクは第6図の通りとする。The switch timing is as shown in Figure 6.

tlはCi’U起動、t2はDT1!!N5t3はN+
1起動の受付けとする。
tl is Ci'U activation, t2 is DT1! ! N5t3 is N+
1 startup is accepted.

tlはN0I(、MAL状態では常に発生しているタイ
ミンク、t2又はt3はDTEのいずれかの検出により
止まるタイミンクで゛ある。タイミンク発生回路は第7
図に示す。
tl is a timing that always occurs in the N0I (MAL state), and t2 or t3 is a timing that stops upon detection of either DTE.
As shown in the figure.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、1回線通信アダプタで被数台制御が可
能になるので従来2回線以上必要としたオンラインシス
テムは本装置の接続により1台て゛済む。
According to the present invention, since it is possible to control several devices with a single line communication adapter, an online system that conventionally required two or more lines can be connected to just one device.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はシステム構J戊図 442図は4価理スイ′ン
チ概念図、第3因は送信fA争奪図、第4図は、int
理ブロック図、第5図はCD沃出出回路8ν〜1回h”
6図、第6図はタイミンクチャート図、第7図はタイミ
ンク発生回路図である。 SW・・・インクフェース運択部 CI)・・・CD俟出部 T I M I N G・・・タイミンク光生部■〕1
〜D2.R1〜1も2 モデムインクフェースJ)li
 V 、 RCV 部 D 1 n 〜D 2 n 、 1% 1 n 〜R2
n−モテムイレ・′タフエース信号の総称 C0NTR0L・・ICAインタフェース!tilj御
他号DATA・・IOAインタフェースモ云ムテータ信
矛1図 CPU 第2図 PLI オ 3 図 回軌動 才4 図 第5図
Figure 1 is a system configuration diagram, Figure 442 is a conceptual diagram of a four-value switch, the third factor is a transmission fA contest diagram, and Figure 4 is an int
The physical block diagram, Figure 5 is the CD output circuit 8ν~1 time h”
6 and 6 are timing charts, and FIG. 7 is a timing generation circuit diagram. SW...Ink face operation section CI)...CD release section TIMING...Timing light generation section■〕1
~D2. R1~1 also 2 modem ink face J) li
V, RCV part D1n~D2n, 1%1n~R2
n-Motemuire・'Tough Ace signal generic name C0NTR0L・・ICA interface! tilj's other issue DATA...IOA interface mode mutator information 1 Figure CPU Figure 2 PLI O 3 Figure Rotation 4 Figure 5

Claims (1)

【特許請求の範囲】[Claims] 1、 オンラインシステムに於けるセンタ側中央処理装
置と端末装置との結合で、通信方式に牛2重、コンテン
ション方式をとり、同期式モデムを採用するシステムに
於いて、回線集線装置にコンテンション制御を可能にし
たことを特徴とする回想集線装置の制御方式。
1. In an online system, the connection between the central processing unit on the center side and the terminal device uses a double-layered communication method and a contention method, and in a system that uses a synchronous modem, contention is applied to the line concentrator. A control method for a recollection line concentrator, which is characterized in that it enables control.
JP58126026A 1983-07-13 1983-07-13 Control system of line concentrator Pending JPS6019340A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58126026A JPS6019340A (en) 1983-07-13 1983-07-13 Control system of line concentrator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58126026A JPS6019340A (en) 1983-07-13 1983-07-13 Control system of line concentrator

Publications (1)

Publication Number Publication Date
JPS6019340A true JPS6019340A (en) 1985-01-31

Family

ID=14924855

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58126026A Pending JPS6019340A (en) 1983-07-13 1983-07-13 Control system of line concentrator

Country Status (1)

Country Link
JP (1) JPS6019340A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08288269A (en) * 1996-05-27 1996-11-01 Hitachi Tokyo Electron Co Ltd Processing equipment

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08288269A (en) * 1996-05-27 1996-11-01 Hitachi Tokyo Electron Co Ltd Processing equipment

Similar Documents

Publication Publication Date Title
CA1280217C (en) Method and apparatus for utilization of dual latency stations for performance improvement of token ring networks
US6792003B1 (en) Method and apparatus for transporting and aligning data across multiple serial data streams
CN113258547A (en) Chip-level relay protection device and system
US6385319B1 (en) Encoding circuit and method of detecting block code boundary and establishing synchronization between scrambler and descrambler
JPS6019340A (en) Control system of line concentrator
CN119415466A (en) A data receiving system, a data receiving method and a chip
RU126162U1 (en) COMMUNICATION INTERFACE DEVICE FOR NETWORK Space Wire
KR100286536B1 (en) Arbitration apparatus of transrmission for multidrop communication system
JPH03158040A (en) Data transformer
RU187642U1 (en) GIGASPACEWIRE COMMUNICATION INTERFACE DEVICE
JPH04290342A (en) Information transfer system
JP3170827B2 (en) Polling data collection system
JP2623816B2 (en) Signal transmission method
JPS587949A (en) Data transmitting system
JP2671426B2 (en) Serial data transfer method
JP3311005B2 (en) Local area network
JPS6360945B2 (en)
Kim et al. An implementation of 100 Mbps TAXI subscriber board
JPH03769Y2 (en)
KR200214208Y1 (en) Input data format automatic detection device
JP2823923B2 (en) Communications system
JPH0774756A (en) A currently used spare dual-system byte phasing device for transmission data in an ATM communication system.
JPS5981945A (en) Loop link control system
JPS6133490B2 (en)
JPH05292069A (en) Method and device for transmitting inter-device signal