JPS6043662B2 - semiconductor equipment - Google Patents
semiconductor equipmentInfo
- Publication number
- JPS6043662B2 JPS6043662B2 JP59063302A JP6330284A JPS6043662B2 JP S6043662 B2 JPS6043662 B2 JP S6043662B2 JP 59063302 A JP59063302 A JP 59063302A JP 6330284 A JP6330284 A JP 6330284A JP S6043662 B2 JPS6043662 B2 JP S6043662B2
- Authority
- JP
- Japan
- Prior art keywords
- bonding pad
- wiring layer
- wiring
- contact hole
- aluminum
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/932—Plan-view shape, i.e. in top view
Landscapes
- Wire Bonding (AREA)
Description
【発明の詳細な説明】
本発明は半導体装置の電極取り出し構造に係り、主と
してリニアIC等において、高抵抗拡散抵抗等の素子と
アルミニウム配線とのコンタクト部に異常なコンタクト
アロイが生ずるのを防止し、よつて上記コンタクト部等
の各端子の静電破壊強度を高めることを目的とする。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an electrode lead-out structure of a semiconductor device, and is mainly used to prevent abnormal contact alloy from occurring at a contact portion between an element such as a high-resistance diffused resistor and an aluminum wiring in a linear IC or the like. Therefore, the purpose is to increase the electrostatic breakdown strength of each terminal such as the contact portion.
なお、従来のアロイ防止構造として米国特許第338
2568号明細書に開示されているものがある。In addition, as a conventional alloy prevention structure, U.S. Patent No. 338
There is one disclosed in the specification of No. 2568.
リニアIC等において、各端子特にボンディングパッ
ドと拡散抵抗とのコンタクト部において静電破壊強度不
良が発生することがある。 かかる原因を追究したとこ
ろかかる破壊は拡散層の深さが1μ以下と薄い部分に上
記コンタクトが形成されているような場合に生じやすく
、またアルミニウムが上記拡散抵抗を形成した領域(あ
るいはシリコン基板)中に浸透して異常なコンタクトア
ロイが生ずるからであるということが判明した。In linear ICs and the like, electrostatic breakdown strength failures may occur at each terminal, particularly at the contact portion between a bonding pad and a diffused resistor. After investigating the cause of this, we found that such damage tends to occur when the contact is formed in a thin part of the diffusion layer with a depth of 1 μm or less, and that aluminum is likely to occur in the area where the diffusion resistor is formed (or in the silicon substrate). It was found that this is because the contact alloy penetrates into the inside and causes an abnormal contact alloy.
この場合、上記アルミニウムの浸透現象は、ペレット付
け、外部リード線のボンディングパッドあるいは封止等
の各処理工程の熱により促進される。 更に上記アルミ
ニウムの浸透現象を解析したところ、該現象は、上記ボ
ンディングパッドから上記拡散抵抗のコンタクト穴(す
なわち、上記拡散抵抗に対するコンタクトを得るために
半導体基体上に形成されている絶縁膜にあけられた穴)
までのアルミニウム配線の距離が短いほど生じやすいこ
とが判明した。In this case, the aluminum penetration phenomenon is accelerated by the heat of each process such as pellet attachment, bonding pads for external lead wires, and sealing. Furthermore, analysis of the aluminum penetration phenomenon revealed that the phenomenon is caused by the formation of a contact hole for the diffused resistor from the bonding pad (i.e., a contact hole is formed in the insulating film formed on the semiconductor substrate to obtain a contact to the diffused resistor). hole)
It was found that the shorter the distance between the aluminum wiring, the more likely it is to occur.
そこで、上記ボンディングパッドとコンタクト穴間の
距離(両者間を最短距離て結ぶ線の長さ)を大きくする
ことにより、その間のアルミニウム配線長を大きくして
上記浸透現象を防止することができると考えられる。Therefore, we believe that by increasing the distance between the bonding pad and the contact hole (the length of the line connecting the two at the shortest distance), it is possible to increase the length of the aluminum wiring between them and prevent the above penetration phenomenon. It will be done.
しカルこの場合ペレットサイズが大きくなりコスト高に
なると共にパターン設計に自由度を欠くおそれがある。
それゆえ、コンタクト穴はボンディングパッドのAlが
浸透する程度にまでボンディングバッドに近接させる必
要がある。 本発明は上記問題点を考慮して上記従来の
欠点を除去したものてあり、以下図面と共にその1実施
例につき説明する。In this case, the pellet size becomes large, which increases the cost and may result in a lack of freedom in pattern design.
Therefore, the contact hole needs to be close enough to the bonding pad to allow the Al of the bonding pad to penetrate. The present invention has been made in consideration of the above-mentioned problems and eliminates the above-mentioned conventional drawbacks, and one embodiment thereof will be described below with reference to the drawings.
図は本発明になる電極取り出し構造の1実施例の平面図
を示す。The figure shows a plan view of one embodiment of the electrode extraction structure according to the present invention.
図中、1はボンディングバッドで、リニアICO)Si
ペレット2にスクライブ領域3の近くにアルミニウム層
により図のようにほぼ方形を成して形成されている。4
は拡散抵抗で、上記ペレット2中に所定の不純物を選択
的に拡散することにより前述したように1μ以下と薄く
形成されている。In the figure, 1 is the bonding pad, linear ICO) Si
An aluminum layer is formed on the pellet 2 near the scribe area 3 to form a substantially rectangular shape as shown in the figure. 4
is a diffused resistor, which is formed as thin as 1 μm or less by selectively diffusing a predetermined impurity into the pellet 2, as described above.
この拡散抵抗4のコンタクト穴4aと上記ボンディング
バッド1との距離′は、従来と同程度である。5は上記
ボンディングバッド1と拡散抵抗4とを結ぶアルミニウ
ム配線で、くし形状(ボンディングバッド1の辺に沿つ
て平行な部分と、その部分に直交する部分とを有する形
状)に迂回した形状とされている。The distance ' between the contact hole 4a of the diffused resistor 4 and the bonding pad 1 is approximately the same as in the conventional case. Reference numeral 5 denotes an aluminum wiring connecting the bonding pad 1 and the diffused resistor 4, which is detoured into a comb shape (a shape having a part parallel to the side of the bonding pad 1 and a part orthogonal to the part). ing.
従つてこのアルミニウム配線5の長さは、上記ボンディ
ングバッド1とコンタクト穴4aとの距離を従来と同程
度の長さ′としているにもかかわらず、該長さ′よりは
大なる値を有している。なお上記アルミニウム配線5の
幅はコンタクト部におけるアルミニウムの幅よりも狭く
して前記浸透現象をより効果的に防止しうる様形成され
ている。特に、図面から明らかなように、ボンディング
バッド1と接続部(コンタクト穴)4aとの間の配線層
5はそのボンディングバッド1の辺に沿う第1配線層部
分(ボンディングバッド1の辺に沿つて平行に配置され
ている部分)とそのボンディングバッド1から遠ざかる
第2配線層部分(上記平行配置部分に対して直交して配
置されている部分)とより成り、かつ上記第1配線層部
分は上記第2配線層部分よりも長く形成されている。Therefore, although the distance between the bonding pad 1 and the contact hole 4a is approximately the same length as in the conventional case, the length of the aluminum wiring 5 is larger than the length '. ing. The width of the aluminum wiring 5 is narrower than the width of the aluminum in the contact portion, so that the permeation phenomenon can be more effectively prevented. In particular, as is clear from the drawings, the wiring layer 5 between the bonding pad 1 and the connection portion (contact hole) 4a has a first wiring layer portion along the side of the bonding pad 1 (along the side of the bonding pad 1). and a second wiring layer portion (a portion disposed orthogonal to the parallel arrangement portion) which is located away from the bonding pad 1, and the first wiring layer portion is arranged parallel to the bonding pad 1. It is formed longer than the second wiring layer portion.
したがつて、上記ボンディングバッド1とコンタクト穴
間の距離(両者間を最短距離で結ぶ線の長さ)eが短く
ても第1配線層部分の存在によつてボンディングバッド
から半導体領域までの実質的な距一離を充分大きくする
ことができる。このため、ボンディングバッドの材料が
半導体領域へ浸透するのを確実に防止し得ることができ
る。また、かかる配線層5の構造は、前述したように拡
散層の深さが1μ以下と薄い場合において、パターン設
計の自由度を欠くことなく静電破壊強度を高めることが
できる。そして、さらに上記した配線層5の構造は、図
面から明らかなようにボンディングバッドと接続部との
間を最短距離で結ぶ線上に他の配線層が存在していない
場合に有効であり、配線層の高密度化を計ることができ
る。なお、上記アルミニウム配線5はくし形状に限定さ
れることなく、要するに上記の如く迂回させる形状とす
ることによりその長さを大にすれば良く、種々の形状に
形成しうることは勿論である。Therefore, even if the distance e between the bonding pad 1 and the contact hole (the length of the line connecting the two at the shortest distance) is short, due to the existence of the first wiring layer portion, the distance from the bonding pad to the semiconductor region is substantially shortened. distance can be made sufficiently large. Therefore, it is possible to reliably prevent the material of the bonding pad from penetrating into the semiconductor region. Further, the structure of the wiring layer 5 can increase the electrostatic breakdown strength without sacrificing freedom in pattern design when the depth of the diffusion layer is as thin as 1 μm or less as described above. Further, as is clear from the drawing, the structure of the wiring layer 5 described above is effective when no other wiring layer exists on the line connecting the bonding pad and the connection part at the shortest distance. It is possible to increase the density of Note that the aluminum wiring 5 is not limited to the comb shape, but can be formed into various shapes by simply making it into a detour shape as described above, thereby increasing its length.
上述の如く、本発明になる半導体装置の電極取り出し構
造によれば、リニアIC等において、ボンディングバッ
ドと拡散抵抗等の素子とを結ぶアルミニウム配線を長く
しているため、従来の如き異常なコンタクトアロイの発
生を防止でき、従つてこれが原因して生する上記拡散抵
抗等の素子の静電破壊強度不良を有効に防止し得、又上
記アルミニウム配線は図面に示すように上記ボンディン
グバッドとコンタクト穴との所定面積内で他の配線を存
在させないで迂回させた形状としているため、上記アル
ミニウム配線が長くなつたこもかかわらず上記ボンディ
ングバッドとコンタクト穴との距離は従来と同程度にし
得、従つてパターン設計等も自由に行なうことができる
等の特長を有するものである。本発明の迂回配線は、コ
ンタクト穴をボンディングバッド近傍に設けた場合に有
効である。As described above, according to the electrode lead-out structure of a semiconductor device according to the present invention, the aluminum wiring connecting the bonding pad and the element such as the diffused resistor in a linear IC or the like is made long, so that the abnormal contact alloy as in the conventional case is avoided. Therefore, it is possible to effectively prevent poor electrostatic breakdown strength of elements such as the diffused resistor caused by this, and the aluminum wiring is connected to the bonding pad and the contact hole as shown in the drawing. Since the shape is such that no other wiring exists within the predetermined area of the pattern, the distance between the bonding pad and the contact hole can be kept at the same level as before, even though the aluminum wiring has become longer. It has the advantage of being able to be freely designed. The detour wiring of the present invention is effective when the contact hole is provided near the bonding pad.
図面は本発明になる半導体装置の電極取り出し構造の1
実施例の平面図である。
1・・・ボンディングバッド、2・・・ペレット、3・
・・スクライブ領域、4・・・拡散抵抗、4a・・・コ
ンタクト穴、5・・・アルミニウム配線、e・・・ボン
ディングバッドとコンタクト穴との距離。The drawing shows one of the electrode extraction structures of the semiconductor device according to the present invention.
FIG. 3 is a plan view of the embodiment. 1... bonding pad, 2... pellet, 3...
... Scribe region, 4... Diffused resistance, 4a... Contact hole, 5... Aluminum wiring, e... Distance between bonding pad and contact hole.
Claims (1)
に接続する接続部を有し、上記基体上に延在した配線層
と、上記基体上平面において上記領域より離間し、かつ
上記配線層に接続されたボンディングパッドとを有する
半導体装置において、上記ボンディングパッドと接続部
との間の配線層は上記基体上平面において上記ボンディ
ングパッドに沿う第1配線層部分と上記ボンディングパ
ッドから遠ざかる第2配線層部分とより成り、上記第1
配線部分は上記第2配線層部分よりも長く形成され、か
つ、上記ボンディングパッドと接続部との間を最短距離
で結ぶ線上には上記配線層以外の配線層が存在していな
いことを特徴とする半導体装置。1. A semiconductor region formed in a semiconductor substrate, a wiring layer having a connecting portion connected to the region and extending on the substrate, and a wiring layer that is spaced apart from the region on the plane above the substrate and connected to the wiring layer. In a semiconductor device having a bonding pad connected thereto, the wiring layer between the bonding pad and the connection portion includes a first wiring layer portion along the bonding pad and a second wiring layer extending away from the bonding pad in the plane above the base body. consisting of the above first part.
The wiring portion is formed longer than the second wiring layer portion, and there is no wiring layer other than the wiring layer on the line connecting the bonding pad and the connection portion at the shortest distance. semiconductor devices.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59063302A JPS6043662B2 (en) | 1984-04-02 | 1984-04-02 | semiconductor equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59063302A JPS6043662B2 (en) | 1984-04-02 | 1984-04-02 | semiconductor equipment |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56032615A Division JPS5827660B2 (en) | 1981-03-09 | 1981-03-09 | semiconductor equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59218752A JPS59218752A (en) | 1984-12-10 |
| JPS6043662B2 true JPS6043662B2 (en) | 1985-09-30 |
Family
ID=13225371
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59063302A Expired JPS6043662B2 (en) | 1984-04-02 | 1984-04-02 | semiconductor equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6043662B2 (en) |
-
1984
- 1984-04-02 JP JP59063302A patent/JPS6043662B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59218752A (en) | 1984-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6134967A (en) | Input protecting structure for vlsi integrated circuit device | |
| JPH0621188A (en) | Semiconductor wafer | |
| US3566214A (en) | Integrated circuit having a plurality of circuit element regions and conducting layers extending on both of the opposed common major surfaces of said circuit element regions | |
| US5482887A (en) | Method of manufacturing a semiconductor device with a passivated side | |
| KR840002162A (en) | Semiconductor device | |
| JPS62274664A (en) | Semiconductor device | |
| US3697828A (en) | Geometry for a pnp silicon transistor with overlay contacts | |
| EP0177251B1 (en) | A semiconductor device having a reliable bonding pad structure | |
| JPS6043662B2 (en) | semiconductor equipment | |
| JPS6043661B2 (en) | semiconductor equipment | |
| CN110858611A (en) | semiconductor device | |
| JPS5827660B2 (en) | semiconductor equipment | |
| US5796123A (en) | Semiconductor component mounted by brazing | |
| JPS59188148A (en) | Semiconductor device | |
| JPS617638A (en) | Semiconductor device | |
| JPS59188149A (en) | Semiconductor device | |
| JP2781688B2 (en) | Semiconductor device | |
| JPS59188153A (en) | Electric circuit device with multilayer interconnection | |
| JPH01179434A (en) | Semiconductor integrated circuit device | |
| JP3417482B2 (en) | Method for manufacturing semiconductor device | |
| JPH0230139A (en) | Semiconductor integrated circuit | |
| JPH04361566A (en) | Semiconductor integrated circuit | |
| JPH0680733B2 (en) | Wiring connection part of semiconductor device | |
| JPS62111439A (en) | Semiconductor device | |
| JPS60242643A (en) | Wiring for electronic part |