Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6230688B2 - - Google Patents
[go: Go Back, main page]

JPS6230688B2 - - Google Patents

Info

Publication number
JPS6230688B2
JPS6230688B2 JP18352680A JP18352680A JPS6230688B2 JP S6230688 B2 JPS6230688 B2 JP S6230688B2 JP 18352680 A JP18352680 A JP 18352680A JP 18352680 A JP18352680 A JP 18352680A JP S6230688 B2 JPS6230688 B2 JP S6230688B2
Authority
JP
Japan
Prior art keywords
aluminum film
photoresist
forming
wiring
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18352680A
Other languages
Japanese (ja)
Other versions
JPS57108262A (en
Inventor
Hiroshi Koshimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP18352680A priority Critical patent/JPS57108262A/en
Publication of JPS57108262A publication Critical patent/JPS57108262A/en
Publication of JPS6230688B2 publication Critical patent/JPS6230688B2/ja
Granted legal-status Critical Current

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/54Controlling or regulating the coating process
    • C23C14/541Heating or cooling of the substrates

Landscapes

  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Physical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)

Description

【発明の詳細な説明】 この発明はアルミ膜形成方法に係り、特に微細
加工に適するアルミ膜形成方法に関するものであ
る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an aluminum film forming method, and particularly to an aluminum film forming method suitable for microfabrication.

以下、この発明を半導体集積回路の内部配線の
形成に適した場合を例にとつて説明する。
The present invention will be described below, taking as an example a case where the invention is suitable for forming internal wiring of a semiconductor integrated circuit.

近年、集積回路は高密度集積化が進み、これに
ともない内部配線も微細化になつてきた。
In recent years, integrated circuits have become more densely integrated, and internal wiring has also become finer.

このような要求に答えて内部配線の微細化を進
めていくには従来の方法では種々の問題点があつ
た。
In order to meet these demands and advance the miniaturization of internal wiring, conventional methods have encountered various problems.

すなわちアルミ膜を蒸着法あるいはスパツタ法
にて形成し、内部配線をフオトレジストをマスク
にしてフオトエツチング法により形成する際、微
細パターンを形成するためにはアルミ膜の膜質は
結晶が細かいほどパターンニングに有利でありよ
りシヤープなパターンとなるが配線寿命を考える
とエレクトロマイグレーシヨンの観点から結晶が
大きいほど有利となる。
In other words, when an aluminum film is formed by vapor deposition or sputtering, and internal wiring is formed by photoetching using a photoresist as a mask, in order to form a fine pattern, the finer the crystals of the aluminum film, the better the patterning. This is advantageous in that it results in a sharper pattern, but when considering the wiring life, the larger the crystal is, the more advantageous it becomes from the viewpoint of electromigration.

このアルミ膜の結晶性は、第1図に示すよう
に、蒸着法及びスパツタ法ともに基板温度にある
程度依存する。
As shown in FIG. 1, the crystallinity of this aluminum film depends to some extent on the substrate temperature in both the evaporation method and the sputtering method.

また、第2図に示すように、アルミ膜形成後の
熱処理によつても結晶性は変化し結晶が大きくな
る。これらの事実からアルミ膜形成時の基板温度
を低く押えて微細パターンをフオトレジストで形
成した後、熱処理により結晶を大きくする方法が
考えられた。しかしながら実際上上述の提案方法
は重大な欠点を持つているため実用化に至らかな
つた。
Further, as shown in FIG. 2, the crystallinity also changes due to heat treatment after the aluminum film is formed, and the crystals become larger. Based on these facts, a method was devised to keep the substrate temperature low during aluminum film formation, form a fine pattern with photoresist, and then enlarge the crystals by heat treatment. However, the above-mentioned proposed method has serious drawbacks and has not been put into practical use.

その欠点とは微細パターンをフオトレジストで
形成した後、フエトエツチングのための熱処理温
度がアルミ膜形成時の基板温度より高い場合に結
晶性が変化し、微細パターンのシヤープが失なわ
れるばかりでなくピンホール、オープン不良の原
因となる。
The drawback is that after forming a fine pattern with photoresist, if the heat treatment temperature for fetetching is higher than the substrate temperature during aluminum film formation, the crystallinity changes and the sharpness of the fine pattern is simply lost. This will cause pinholes and open defects.

この発明はアルミ膜形成時の基板温度をフオト
レジスト処理温度(普通100℃乃至200℃)よりも
10乃至20℃高い温度に保つて形成する事により、
上記欠点を取除きかつ微細加工が行なえることを
目的とする。
This invention allows the substrate temperature during aluminum film formation to be lower than the photoresist processing temperature (normally 100℃ to 200℃).
By keeping the temperature 10 to 20℃ higher,
The purpose is to eliminate the above drawbacks and enable fine processing.

以下本発明の実施例を図面により詳細に説明す
る。
Embodiments of the present invention will be described in detail below with reference to the drawings.

コンタクト窓明の終つたシリコンウエハ1上に
蒸着法によりアルミ膜3を付着する(第3図)。
An aluminum film 3 is deposited by vapor deposition on the silicon wafer 1 on which the contact window has been formed (FIG. 3).

この時の条件として蒸着中シリコンウエハース
の表面温度を170℃に保つた。できたアルミ膜の
結晶は0.3〜0.4μ径であつた。
The conditions at this time were to maintain the surface temperature of the silicon wafer at 170°C during vapor deposition. The crystals of the resulting aluminum film had a diameter of 0.3 to 0.4μ.

次にフオトレジストを塗布し感度を上げるため
のプリベーク100℃で10分行なつた後、フオトマ
スクを通つて光を当て所望のパターン4を形成す
る(第4図) プリベーク前後での結晶径の変化はなかつた。
Next, photoresist is applied and prebaked at 100℃ for 10 minutes to increase sensitivity, and then light is applied through a photomask to form the desired pattern 4 (Figure 4).The change in crystal diameter before and after prebaking is Nakatsuta.

次にエツチングのためのポストベークを150℃
で60分行ない、リン酸を主体とするアルミエツチ
ング液でエツチングした後フオトレジストを除去
する(第5図)。
Next, post-bake at 150℃ for etching.
After etching with an aluminum etching solution containing mainly phosphoric acid for 60 minutes, the photoresist was removed (Figure 5).

ポストベーク後の結晶径は変化なかつた。 The crystal size did not change after post-baking.

最後にコンタクトとの導通を得るためのアロイ
を450℃で30分行ない所望のアルミ配線3Bを形
成した(第6図)。
Finally, alloying was carried out at 450° C. for 30 minutes to obtain electrical conduction with the contact, thereby forming the desired aluminum wiring 3B (FIG. 6).

アロイ後の結晶径は1.0〜1.2μと同きくなつて
おり配線寿命に対しては充分な大きさであつた。
The crystal diameter after alloying was 1.0 to 1.2μ, which was sufficient for the life of the wiring.

逆に蒸着中のシリコンウエハ温度をポストベー
ク温度よりも低く150℃以下で行なつた場合、ア
ルミ膜の結晶は0.2〜0.3μ径と小さくなるためパ
ターンのエツジはよりシヤープに出きると考えら
れるが実際にはポストベーク150℃により結晶が
0.5〜0.6μと大きくなり、この大きくなる時に上
に乗つているフオトレジストのパターンとの密着
性を悪くするばかりでなく上方に成長したアルミ
の結晶がフオトレジスト膜を押し上げてピンホー
ルを発生させるため良好なアルミ配線を得ること
ができない。
Conversely, if the silicon wafer temperature during vapor deposition is lower than the post-bake temperature, below 150°C, the aluminum film crystals will have a smaller diameter of 0.2 to 0.3μ, making the edges of the pattern sharper. In fact, post-baking at 150℃ causes crystals to form.
The size increases to 0.5 to 0.6μ, and as it grows, it not only deteriorates the adhesion with the photoresist pattern on top, but also causes the aluminum crystals that grow upward to push up the photoresist film and create pinholes. Therefore, it is not possible to obtain good aluminum wiring.

以上述べたように本発明の方法によれば配線の
フオトレジストパターン形成時には充分に細かな
結晶のアルミ膜上に配線形成ができエツチングの
ためのポストベーキング温度では結晶が大きくな
らないためフオトレジストパターンのシヤープさ
を失なうことなくエツチングでき、最後のアロイ
で配線寿命に対して充分な結晶径にすることがで
きるため、製品の歩留信頼性を失なうことなく微
細なアルミ配線を得ることができる。
As described above, according to the method of the present invention, when forming a photoresist pattern for wiring, the wiring can be formed on an aluminum film with sufficiently fine crystals, and the crystals do not become large at the post-baking temperature for etching, so that the photoresist pattern can be formed. Etching can be performed without losing sharpness, and the final alloy can have a crystal diameter sufficient for the life of the wiring, making it possible to obtain fine aluminum wiring without losing product yield reliability. I can do it.

なお実施例では説明を省いたがスパツタ法でも
エツチングをドライエツチングで行なつても同様
な結果を得る事は言うまでもない。
Although the explanation is omitted in the examples, it goes without saying that similar results can be obtained even if the sputtering method or dry etching is used.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図、第2図は、蒸着スパツタ時の基板温度
とアルミ膜の結晶サイズ及び熱処理後のサイズを
示す表である。第3図乃至第6図は本発明の一実
施例を用いたアルミ配線の形成方法を示す各工程
の断面図で、図において、1……半導体基板、2
……半導体基板上に形成された絶縁膜、3,3
A,3B……アルミ膜、4……フオトレジストパ
ターンを示す。
FIGS. 1 and 2 are tables showing the substrate temperature during vapor deposition sputtering, the crystal size of the aluminum film, and the size after heat treatment. 3 to 6 are cross-sectional views of each process showing a method for forming aluminum wiring using an embodiment of the present invention. In the figures, 1...semiconductor substrate, 2
...Insulating film formed on a semiconductor substrate, 3, 3
A, 3B...Aluminum film, 4...Photoresist pattern.

Claims (1)

【特許請求の範囲】[Claims] 1 基板の面上に蒸着法あるいはスパツタ法にて
アルミ膜を形成する工程と、前記アルミ膜表面に
フオトレジストを塗布しプリベークする工程と、
前記フオトレジストに所定のパターンを形成し前
記プリベーク時より高くかつ前記アルミ膜形成時
より低い温度でポストベークする工程と、前記フ
オトレジストをマスクとしてアルミ膜パターンを
形成したのち前記アルミ膜形成時より高い温度で
アロイする工程を含むことを特徴とするアルミ膜
パターンの形成方法。
1. A step of forming an aluminum film on the surface of the substrate by a vapor deposition method or a sputtering method, and a step of applying a photoresist to the surface of the aluminum film and pre-baking it.
A step of forming a predetermined pattern on the photoresist and post-baking at a temperature higher than that during the pre-baking and lower than that during the formation of the aluminum film, and forming an aluminum film pattern using the photoresist as a mask, and then forming the aluminum film at a temperature higher than that during the formation of the aluminum film. A method for forming an aluminum film pattern, comprising a step of alloying at a high temperature.
JP18352680A 1980-12-24 1980-12-24 Formation of aluminum film Granted JPS57108262A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18352680A JPS57108262A (en) 1980-12-24 1980-12-24 Formation of aluminum film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18352680A JPS57108262A (en) 1980-12-24 1980-12-24 Formation of aluminum film

Publications (2)

Publication Number Publication Date
JPS57108262A JPS57108262A (en) 1982-07-06
JPS6230688B2 true JPS6230688B2 (en) 1987-07-03

Family

ID=16137374

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18352680A Granted JPS57108262A (en) 1980-12-24 1980-12-24 Formation of aluminum film

Country Status (1)

Country Link
JP (1) JPS57108262A (en)

Also Published As

Publication number Publication date
JPS57108262A (en) 1982-07-06

Similar Documents

Publication Publication Date Title
US4070501A (en) Forming self-aligned via holes in thin film interconnection systems
US4451554A (en) Method of forming thin-film pattern
JPS58124243A (en) Manufacture of semiconductor device
JPH02189981A (en) Semiconductor device and manufacture thereof
JPS6230688B2 (en)
JPS57145340A (en) Manufacture of semiconductor device
JP3223533B2 (en) Method for manufacturing semiconductor device
JPH0434815B2 (en)
JPS5828735B2 (en) hand tai souchi no seizou houhou
JPH0150098B2 (en)
JPS5852341B2 (en) Manufacturing method of semiconductor device
JP2664413B2 (en) Method for manufacturing thin film transistor
JPS59926A (en) Method for selective etching of aluminum film
JPS583252A (en) Semiconductor integrated circuit device
JPS5536927A (en) Manufacturing of semiconductor device
JPH0119255B2 (en)
JPS6217373B2 (en)
JPS60154539A (en) Forming process of aluminium wiring
JPS61216344A (en) Manufacture of semiconductor device
JPS5885547A (en) Forming method for conductive pattern
JPH02119222A (en) Manufacture of semiconductor device
JPS6249736B2 (en)
JPS59144151A (en) Manufacture of semiconductor device
JPH05152276A (en) Manufacture of semiconductor device
JPS6129540B2 (en)