Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6243220B2 - - Google Patents
[go: Go Back, main page]

JPS6243220B2 - - Google Patents

Info

Publication number
JPS6243220B2
JPS6243220B2 JP57103568A JP10356882A JPS6243220B2 JP S6243220 B2 JPS6243220 B2 JP S6243220B2 JP 57103568 A JP57103568 A JP 57103568A JP 10356882 A JP10356882 A JP 10356882A JP S6243220 B2 JPS6243220 B2 JP S6243220B2
Authority
JP
Japan
Prior art keywords
control signal
magnetic disk
level
level device
systems
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57103568A
Other languages
Japanese (ja)
Other versions
JPS58221454A (en
Inventor
Soichiro Nagasawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57103568A priority Critical patent/JPS58221454A/en
Publication of JPS58221454A publication Critical patent/JPS58221454A/en
Publication of JPS6243220B2 publication Critical patent/JPS6243220B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)

Description

【発明の詳細な説明】 (a) 発明の技術分野 本発明は複数の上位装置が単一の下位装置を系
統別に接続して共用するような構成をもつたシス
テムの、該上位装置と下位装置を結合する複数の
系統中で発生する障害に対する対策に係り、特に
障害発生個所に応じて前記システム又は接続系統
に与える影響を最小にする共用装置制御方式に関
する。
Detailed Description of the Invention (a) Technical Field of the Invention The present invention relates to a system in which a plurality of higher-level devices connect and share a single lower-level device according to their system, and the present invention relates to a system in which a plurality of higher-level devices connect and share a single lower-level device. The present invention relates to countermeasures against failures that occur in a plurality of systems that connect systems, and particularly to a shared device control method that minimizes the impact on the systems or connected systems depending on the location of the failure.

(b) 従来技術と問題点 複数の上位装置が単一の下位装置を系統別に接
続して共用するシステムに於て、障害発生時等に
必要となる不良装置切離しに使用する上位装置か
ら下位装置に至る制御信号は単一であるため、不
良装置切離し指令は画一的なものとなり、システ
ムの安全性確保のために正常に動作可能な系統の
不必要な切断を行なう必要が生ずることがある。
即ち下位装置を上位装置と接続するか、又は全く
接続しないかの2通りの状態のみとなる。
(b) Prior art and problems In a system in which multiple higher-level devices share a single lower-level device by connecting them to each other, the connection between the higher-level device and the lower-level device is used to disconnect a defective device when a failure occurs. Since the control signal that leads to the failure is single, the defective device disconnection command is uniform, and it may be necessary to unnecessarily disconnect normally operating systems to ensure system safety. .
That is, there are only two states: either the lower-level device is connected to the higher-level device, or it is not connected at all.

複数の上位装置が単一の下位装置を系統別に接
続して共用するシステムとして例えばデイスクキ
ヤツシユサブシステムについて説明する。第1図
はデイスクキヤツシユサブシステムの構成例を示
す。中央処理装置1はチヤンネル2A及び2Bを
含み、該チヤンネル2Aには磁気デイスク制御装
置3A、デイスクアダプタ5A、磁気デイスク装
置6Aが、該チヤンネル2Bには磁気デイスク制
御装置3B、デイスクアダプタ5B、磁気デイス
ク装置6Bが夫々縦続接続されて一系統を形成す
る。デイスクキヤツシユ4はデイスクキヤツシユ
共通部4Cとインタフエース部4A及び4Bより
構成され、チヤンネル2Aの系統にはインタフエ
ース部4Aが、チヤンネル2Bの系統にはインタ
フエース部4Bが接続されて、デイスクキヤツシ
ユサブシステムが構成される。デイスクキヤツシ
ユサブシステムは公知の如く中央処理装置1より
磁気デイスク装置6A又は6Bのトラツクにアク
セスする場合、磁気デイスク制御装置3A又は3
Bが該トラツクの内容をデイスクキヤツシユ共通
部4内のメモリに移し、以後中央処理装置1と該
メモリとでデータの授受が高速に行なわれ、磁気
デイスク装置固有の待ち時間の影響を極力排除す
るために用いられている。
A disk cache subsystem, for example, will be described as a system in which a plurality of higher-level devices connect and share a single lower-level device by system. FIG. 1 shows an example of the configuration of a disk cache subsystem. The central processing unit 1 includes channels 2A and 2B, and the channel 2A includes a magnetic disk control device 3A, a disk adapter 5A, and a magnetic disk device 6A, and the channel 2B includes a magnetic disk control device 3B, a disk adapter 5B, and a magnetic disk device. The devices 6B are connected in series to form one system. The disk cache 4 is composed of a disk cache common section 4C and interface sections 4A and 4B.The interface section 4A is connected to the channel 2A system, and the interface section 4B is connected to the channel 2B system. The cache subsystem is configured. As is well known, when the central processing unit 1 accesses the tracks of the magnetic disk drive 6A or 6B, the disk cache subsystem uses the magnetic disk controller 3A or 3.
B transfers the contents of the track to the memory in the disk cache common section 4, and thereafter data is exchanged at high speed between the central processing unit 1 and the memory, thereby minimizing the influence of waiting time inherent in magnetic disk devices. It is used to

従来のデイスクキヤツシユサブシステムに於て
は、デイスクキヤツシユ4と磁気デイスク制御装
置3A及び3Bとの間には前記の如く制御信号は
単一のため、例えばデイスクキヤツシユ4のイン
タフエース部4Aに障害が発生し、デイスクキヤ
ツシユ共通部4Cとインタフエース部4Bが健全
のため、正常に稼動し得るチヤンネル2Bの系統
のデータバス8Bと共に自系統のデータバス8A
も切離すため、データバス7Aを閉塞するのみ
で、データバス8Aを経て多少パフオーマンスの
低下は伴うものの稼動し得るチヤンネル2Aの系
統も停止させる。即ち全く障害に無関係な他系統
の稼動を停止させる上にパフオーマンス低下があ
るとしてもやはり稼動し得る自系統も停止せしめ
る。インタフエース部4Bに障害が発生した場合
も上記同様であり、磁気デイスク制御装置3Aが
障害の場合も全く該障害に無関係なチヤンネル2
Bの系統を停止せしめる。又磁気デイスク制御装
置3Bの障害時も同様である等の欠点がある。
In the conventional disk cache subsystem, there is a single control signal between the disk cache 4 and the magnetic disk controllers 3A and 3B as described above, so for example, the interface section 4A of the disk cache 4 A fault has occurred in the disk cache common section 4C and interface section 4B, so the data bus 8B of the channel 2B system which can operate normally and the data bus 8A of the own system
Since the data bus 7A is also disconnected, the system of the channel 2A which can be operated via the data bus 8A is also stopped, although there is a slight decrease in performance. That is, in addition to stopping the operation of other systems that are completely unrelated to the failure, even if there is a decrease in performance, the system that can still operate is also stopped. The same applies to the case where a failure occurs in the interface section 4B, and even when the magnetic disk control device 3A has a failure, the channel 2 is completely unrelated to the failure.
Stop system B. Furthermore, the same problem occurs when the magnetic disk control device 3B fails.

(c) 発明の目的 本発明の目的は上記欠点を除くため前記制御信
号を複数とすることでシステム内に発生する障害
内容により正常に稼動し得る系統の不必要な切断
防止と障害装置の悪影響を最小限に留めることを
可能とする共用装置制御方式を提供することにあ
る。
(c) Purpose of the Invention The purpose of the present invention is to eliminate the above-mentioned drawbacks by providing a plurality of control signals, thereby preventing unnecessary disconnection of a system that can normally operate depending on the content of a fault that occurs within the system, and preventing the adverse effects of a faulty device. The object of the present invention is to provide a shared device control method that makes it possible to keep the amount of noise to a minimum.

(d) 発明の構成 本発明の構成は複数の上位装置が単一の下位装
置を系統別に接続して共用する構成のシステムに
於て、該上位装置より該下位装置に複数の制御信
号線を設け、下位装置又は上位装置の障害位置に
応じて、正常に稼動し得る系統はそのまゝ稼動せ
しめ、稼動不能の系統は該系統内の障害装置を選
別して切離し、該障害装置の該系統及び前記シス
テムに与える悪影響を最小限に留めるように前記
複数の制御信号線を組合せて用いるようにしたも
のである。
(d) Structure of the Invention The structure of the present invention is such that in a system in which a plurality of higher-level devices connect and share a single lower-level device by system, a plurality of control signal lines are transmitted from the higher-level device to the lower-level device. Depending on the location of the failure in the lower-level device or the higher-level device, systems that can operate normally are left to operate as they are, and systems that are inoperable are screened and disconnected from the faulty device in the system, and the system of the faulty device is removed. And the plurality of control signal lines are used in combination so as to minimize the adverse effects on the system.

(e) 発明の実施例 第2図は本発明の一実施例を説明するブロツク
図である。磁気デイスク制御装置3A及び3Bよ
りデイスクキヤツシユ4に夫々制御信号線9A,
10A、及び9B,10Bを接続し、該制御信号
線9A,10A又は9B,10Bを夫々
“1”/”0”の組合せにより下記の4条件を表
現する。例えば第1図チヤンネル2A系統を自系
統とし、チヤンネル2B系統を他系統とすれば 1 制御信号線9Aが“0”で10Aが“0”の
時両系統を接続、即ちデータバス7A,7B共
接続。
(e) Embodiment of the invention FIG. 2 is a block diagram illustrating an embodiment of the invention. Control signal lines 9A,
10A, 9B, and 10B are connected, and the following four conditions are expressed by a combination of "1"/"0" for the control signal lines 9A, 10A or 9B, 10B, respectively. For example, if the channel 2A system in Figure 1 is the own system, and the channel 2B system is the other system, 1. When the control signal line 9A is "0" and 10A is "0", both systems are connected, that is, the data buses 7A and 7B are connection.

2 制御信号線9Aが“1”で10Aが“0”の
時自系統閉塞他系統は接続、即ちデータバス7
A閉塞、7Bは接続。
2 When the control signal line 9A is “1” and the control signal line 10A is “0”, own system is closed and other systems are connected, that is, data bus 7
A is closed, 7B is connected.

3 制御信号線9Aが“0”で10Aが“1”の
時自系統接続他系統は閉塞、即ちデータバス7
A接続7Bは閉塞。
3 When the control signal line 9A is “0” and the control signal line 10A is “1”, other systems connected to the own system are closed, that is, data bus 7
A connection 7B is blocked.

4 制御信号線9Aが“1”で10Aも“1”の
時両系統閉塞、即ちデータバス7A,7B共閉
塞。通常の運用形態は1)の条件であるがデイ
スクキヤツシユ4の正常か異常かはステータス
信号線11A,11Bが夫々磁気デイスク制御
装置3A及び3Bに接続されており、磁気デイ
スク制御装置3Aはステータス信号線を参照
し、デイスクキヤツシユ4の状態を検出して処
理を行なう。
4 When the control signal line 9A is "1" and the control signal line 10A is also "1", both systems are blocked, that is, both data buses 7A and 7B are blocked. The normal operation mode is the condition 1), but whether the disk cache 4 is normal or abnormal is determined by the status signal lines 11A and 11B being connected to the magnetic disk controllers 3A and 3B, respectively, and the magnetic disk controller 3A being connected to the status signal lines 11A and 11B. The state of the disk cache 4 is detected and processed by referring to the signal line.

A インタフエース部4Aに障害が発生した場
合前記磁気デイスク装置3Aは前記2)の条
件とする。
A: If a failure occurs in the interface unit 4A, the magnetic disk device 3A is subject to the conditions of 2) above.

B インタフエース部4Bに障害が発生した場
合磁気デイスク装置3Aは前記3)の条件と
する。
B. When a failure occurs in the interface section 4B, the magnetic disk drive 3A is subject to the conditions 3) above.

C デイスクキヤツシユ共通部4Cに障害が発
生した場合磁気デイスク装置3Aは前記4)
の条件とする。
C. If a failure occurs in the disk cache common section 4C, the magnetic disk device 3A
The conditions are as follows.

D 磁気デイスク制御装置3Aが自己の障害発
生を検出した場合磁気デイスク制御装置3A
は前記2)の条件とする。
D When the magnetic disk control device 3A detects the occurrence of its own failure, the magnetic disk control device 3A
is the condition of 2) above.

以上は磁気デイスク制御装置3Aの動作につき
説明したが磁気デイスク制御装置3Bの場合も同
様であり一般的には時間的に先に障害発生の検出
をした方が優先的に制御する。
The above description has been made regarding the operation of the magnetic disk control device 3A, but the same applies to the magnetic disk control device 3B, and generally, the one that detects the occurrence of a failure earlier in time is given priority in control.

(f) 発明の効果 以上説明した如く本発明は従来の制御信号線が
単一の場合と比較して制御信号線を2本とするこ
とにより、その組合せによつて不良装置の切離し
指令が画一的なものから不良装置を選別して切離
すことが可能となり正常な系統の不必要な閉塞の
回避及び障害発生系統の不必要な閉塞も回避さ
れ、その悪影響を最小限に留めることが可能とな
り、システムの処理能力低下も少なく且つそれに
要するハードもケーブル2本の追加ですむためそ
の効果は大なるものである。
(f) Effects of the Invention As explained above, the present invention uses two control signal lines compared to the conventional case where there is a single control signal line, and the combination of the two control signal lines makes it possible to issue a command to disconnect a defective device. It is possible to select and isolate defective devices from common ones, and avoid unnecessary blockages of normal systems and unnecessary blockages of faulty systems, making it possible to minimize their negative effects. Therefore, the processing capacity of the system is less degraded, and the hardware required for it only requires the addition of two cables, so the effect is great.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はデイスクキヤツシユサブシステムの構
成例を示す図、第2図は本発明の一実施例を説明
するブロツク図である。 1は中央処理装置、2はチヤンネル、3は磁気
デイスク制御装置、4はデイスクキヤツシユ、5
はデイスクアダプタ、6は磁気デイスク装置であ
る。
FIG. 1 is a diagram showing an example of the configuration of a disk cache subsystem, and FIG. 2 is a block diagram illustrating one embodiment of the present invention. 1 is a central processing unit, 2 is a channel, 3 is a magnetic disk controller, 4 is a disk cache, 5
is a disk adapter, and 6 is a magnetic disk device.

Claims (1)

【特許請求の範囲】[Claims] 1 複数の上位装置が単一の下位装置を系統別に
接続して共用する構成のシステムに於て、該上位
装置より該下位装置に複数の制御信号線を設け、
下位装置又は上位装置の障害位置に応じて、正常
に稼動し得る系統はそのまゝ稼動せしめ、稼動不
能の系統は該系統内の障害装置を選別して切離す
ように前記複数の制御信号線を組合せて用いるこ
とを特徴とする共用装置制御方式。
1. In a system in which a plurality of higher-level devices connect and share a single lower-level device by system, a plurality of control signal lines are provided from the higher-level device to the lower-level device,
Depending on the location of the failure in the lower-level device or the higher-level device, the plurality of control signal lines are configured such that a system that can operate normally is allowed to continue operating, and a system that is inoperable is selected and disconnected from the faulty device in the system. A shared device control method characterized by using a combination of the following.
JP57103568A 1982-06-16 1982-06-16 Shared device control method Granted JPS58221454A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57103568A JPS58221454A (en) 1982-06-16 1982-06-16 Shared device control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57103568A JPS58221454A (en) 1982-06-16 1982-06-16 Shared device control method

Publications (2)

Publication Number Publication Date
JPS58221454A JPS58221454A (en) 1983-12-23
JPS6243220B2 true JPS6243220B2 (en) 1987-09-11

Family

ID=14357401

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57103568A Granted JPS58221454A (en) 1982-06-16 1982-06-16 Shared device control method

Country Status (1)

Country Link
JP (1) JPS58221454A (en)

Also Published As

Publication number Publication date
JPS58221454A (en) 1983-12-23

Similar Documents

Publication Publication Date Title
GB2318262A (en) Bypass circuit for data processing system
US6038681A (en) Multi-array disk apparatus
JPS63268038A (en) Controller
JPS6243220B2 (en)
JPH0588926A (en) Automatic switching circuit for monitor and control system
JP2555472B2 (en) Distributed control system with signal cable connection status monitoring function
JP3050148B2 (en) Duplex information processing device
JPS592152A (en) Resetting system in case of fault
JPH0122933B2 (en)
JP2946541B2 (en) Redundant control system
JPH07118831B2 (en) control method
JPS6223340B2 (en)
JPH01209564A (en) Information processor
JPS59220863A (en) Multiplexing system of computer system
JPS62226355A (en) Information controller
JPS6232739A (en) Switching control system
JPS58203561A (en) external storage controller
JPH0251950A (en) Electronic exchange duplex system
JPS62163101A (en) Elevator controller
JPS62140155A (en) Automatic switching circuit for data bus of device
JPS61134846A (en) Electronic computer system
JPH04155673A (en) Mirrored disk device
JPS61224064A (en) Dual computer system
JPH04137144A (en) Data processor
JPS63193250A (en) System for informing path group release