JPS6343840B2 - - Google Patents
Info
- Publication number
- JPS6343840B2 JPS6343840B2 JP56155098A JP15509881A JPS6343840B2 JP S6343840 B2 JPS6343840 B2 JP S6343840B2 JP 56155098 A JP56155098 A JP 56155098A JP 15509881 A JP15509881 A JP 15509881A JP S6343840 B2 JPS6343840 B2 JP S6343840B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- bit line
- capacitor
- dwl
- word line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4099—Dummy cell treatment; Reference voltage generators
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56155098A JPS5857692A (ja) | 1981-09-30 | 1981-09-30 | 半導体メモリ |
| IE157682A IE55376B1 (en) | 1981-06-29 | 1982-06-29 | Dynamic random access memory device |
| DE8282303414T DE3280064D1 (de) | 1981-06-29 | 1982-06-29 | Dynamische direktzugriffspeicheranordnung. |
| EP19820303414 EP0068894B1 (fr) | 1981-06-29 | 1982-06-29 | Dispositif de mémoire dynamique à accès aléatoire |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56155098A JPS5857692A (ja) | 1981-09-30 | 1981-09-30 | 半導体メモリ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5857692A JPS5857692A (ja) | 1983-04-05 |
| JPS6343840B2 true JPS6343840B2 (fr) | 1988-09-01 |
Family
ID=15598577
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56155098A Granted JPS5857692A (ja) | 1981-06-29 | 1981-09-30 | 半導体メモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5857692A (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62140294A (ja) * | 1985-12-13 | 1987-06-23 | Toshiba Corp | 半導体メモリのワ−ド線・ダミ−ワ−ド線駆動系 |
-
1981
- 1981-09-30 JP JP56155098A patent/JPS5857692A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5857692A (ja) | 1983-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4475178A (en) | Semiconductor regeneration/precharge device | |
| JP3373534B2 (ja) | 半導体記憶装置 | |
| KR910009441B1 (ko) | 저소비 전력형 반도체 기억장치 | |
| US4792922A (en) | Dynamic semiconductor memory with smaller memory cells | |
| JP5106760B2 (ja) | プリチャージ及び感知増幅スキームを改善した集積回路メモリ装置のビットライン駆動回路及び駆動方法 | |
| KR0140175B1 (ko) | 반도체 메모리 장치의 센스앰프 회로 | |
| JP2000195268A (ja) | 半導体記憶装置 | |
| EP0073677B1 (fr) | Circuit de transistor MIS comprenant un circuit de maintien de tension | |
| US4858193A (en) | Preamplification method and apparatus for dram sense amplifiers | |
| EP0262531B1 (fr) | Dispositif de mémoire à semi-conducteurs avec un circuit de remise de bus de données | |
| JPH0462437B2 (fr) | ||
| US4736343A (en) | Dynamic RAM with active pull-up circuit | |
| JPH0414436B2 (fr) | ||
| JPH0935476A (ja) | 可変プレート電圧発生回路を具備する半導体メモリ装置 | |
| JPH02154390A (ja) | 半導体記憶装置 | |
| JPS6343840B2 (fr) | ||
| EP0239913B2 (fr) | Circuit de mémoire à semi-conducteurs | |
| JPS5935114B2 (ja) | 増巾回路 | |
| JPH08180688A (ja) | 半導体記憶装置 | |
| JPS60258793A (ja) | ダイナミック型半導体記憶装置 | |
| JPH06309872A (ja) | 半導体記憶装置 | |
| US20260080935A1 (en) | Memory device | |
| JPWO2009090829A1 (ja) | 半導体記憶装置および半導体記憶装置におけるデータ読出し方法 | |
| TW202614052A (zh) | 記憶裝置 | |
| JP3126403B2 (ja) | 半導体記憶装置 |