Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6355863B2 - - Google Patents
[go: Go Back, main page]

JPS6355863B2 - - Google Patents

Info

Publication number
JPS6355863B2
JPS6355863B2 JP58096120A JP9612083A JPS6355863B2 JP S6355863 B2 JPS6355863 B2 JP S6355863B2 JP 58096120 A JP58096120 A JP 58096120A JP 9612083 A JP9612083 A JP 9612083A JP S6355863 B2 JPS6355863 B2 JP S6355863B2
Authority
JP
Japan
Prior art keywords
resin
lead
semiconductor device
resin sealing
sealed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58096120A
Other languages
Japanese (ja)
Other versions
JPS59220934A (en
Inventor
Masamichi Shindo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58096120A priority Critical patent/JPS59220934A/en
Publication of JPS59220934A publication Critical patent/JPS59220934A/en
Publication of JPS6355863B2 publication Critical patent/JPS6355863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Processing And Handling Of Plastics And Other Materials For Molding In General (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Description

【発明の詳細な説明】 〔発明の技術分野〕 この発明はモールド金型等を用いて半導体素子
を樹脂封止する樹脂封止型半導体装置の製造方法
に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a method of manufacturing a resin-sealed semiconductor device in which a semiconductor element is sealed with a resin using a mold or the like.

〔発明の技術的背景〕[Technical background of the invention]

今日、半導体素子のパーケージング技術として
樹脂封止が広く行なわれている。この樹脂封止型
半導体装置の形成手順は例えば次のようなもの
で、リードフレームの素子基台上に半導体素子を
マウントし、半導体素子の所定の部位とリードフ
レームの所定の部位とをワイヤボンデイングした
後、モールド金型上に上記リードフレームを設置
し、モールド金型のキヤビテイ(中空)内にエポ
キシ等の液状モールド樹脂を注入、充填し、硬化
させて、リードフレームのリード部が樹脂封止部
より引き出された形のものにする。
Today, resin encapsulation is widely used as a packaging technology for semiconductor devices. The procedure for forming this resin-sealed semiconductor device is as follows, for example: A semiconductor element is mounted on an element base of a lead frame, and a predetermined part of the semiconductor element and a predetermined part of the lead frame are wire bonded. After that, the above lead frame is placed on the mold die, and a liquid molding resin such as epoxy is injected into the cavity of the mold die, filled and cured, and the lead part of the lead frame is sealed with the resin. The shape should be drawn out from the part.

ところで、上記のような樹脂封止工程におい
て、リードフレームは、モールド金型の上金型と
下金型とで挾むように設置された状態でキヤビテ
イ中にモールド樹脂が注入される。この上金型と
下金型との嵌合部分には、わずかな隙間が存在す
るため、高圧でモールド樹脂を注入する際にこの
隙間からモールド樹脂がはみ出し第1図に示すよ
うに樹脂封止部11から引き出されたリード部1
2上に樹脂バリ13が付着する。
By the way, in the resin sealing process as described above, the lead frame is placed so as to be sandwiched between the upper mold and the lower mold, and the mold resin is injected into the cavity. There is a slight gap between the upper and lower molds, so when molding resin is injected under high pressure, the molding resin protrudes from this gap and seals the resin as shown in Figure 1. Lead part 1 pulled out from part 11
A resin burr 13 is attached on the surface of the resin burr 2 .

このような樹指バリは外観上好ましくないばか
りでなく、樹脂封止後に行なわれるリード部への
半田等のメツキ工程においてメツキ不良を引き起
こしたり、装置を実装した際にバリがはがれ落ち
る等の不都合を起こす。このため樹脂封止工程の
後にバリ取り工程が行なわれる。
Such resin burrs not only have an unfavorable appearance, but also cause problems such as plating defects during the plating process such as soldering to the lead parts after resin sealing, and burrs falling off when the device is mounted. wake up For this reason, a deburring process is performed after the resin sealing process.

このバリ取り方法としては、砥石によりリード
部を研削する方法やアルミナや炭化ケイ素等の粒
子を研磨材として含んだ水を高圧で吹き付けるホ
ーニングによる方法が採用されている。
As a method for removing the burr, a method of grinding the lead portion with a grindstone or a method of honing in which water containing particles of alumina, silicon carbide, etc. as an abrasive is sprayed at high pressure is adopted.

〔背景技術の問題点〕[Problems with background technology]

しかしながら、このどちらの方法もリード部に
固着したバリを機械的な力で除去する方法である
ため、リード部を変形させたりリード部や樹脂封
止部に損傷を与える場合がある。加えてバリ取り
工程時に研磨材の粒子や砥石の粒子がリード部内
に埋め込まれ、その後のリード部の外装に支障を
来たすことが多いため、ホーニングや研削等の工
程の化学処理を行つて異物を取り除く必要があ
る。この化学処理も十分に異物を取り除くべく行
なうと逆にリード部が荒れる等の問題が出てくる
ため、実際には十分に行なうことができず、しか
も製造コストの高いものであつた。
However, since both of these methods use mechanical force to remove burrs fixed to the lead portion, the lead portion may be deformed or the lead portion or the resin sealing portion may be damaged. In addition, during the deburring process, abrasive particles and grinding stone particles are often embedded in the reed part and cause problems with the exterior of the reed part afterwards, so chemical treatments such as honing and grinding are performed to remove foreign particles. need to be removed. If this chemical treatment is performed in order to sufficiently remove foreign matter, problems such as roughening of the lead portion arise, so in practice it cannot be carried out satisfactorily, and the manufacturing cost is high.

〔発明の目的〕[Purpose of the invention]

この発明は上記のような点に鑑みなされたもの
で、樹脂封止部の損傷、リード部の変形、損傷お
よび研磨材の粒子がリード部内に埋め込まれるよ
うな不都合等を招くことなく簡便に樹脂バリを除
去することができる樹脂封止型半導体装置の製造
方法を提供し、製造コスト、製造時間の低減およ
び装置の信頼性の向上を図ろうとするものであ
る。
This invention was made in view of the above points, and it is possible to easily remove the resin without causing damage to the resin sealing part, deformation or damage to the lead part, and inconveniences such as abrasive particles being embedded in the lead part. The present invention provides a method for manufacturing a resin-sealed semiconductor device in which burrs can be removed, thereby reducing manufacturing costs and manufacturing time, and improving the reliability of the device.

〔発明の概要〕[Summary of the invention]

すなわちこの発明に係る樹脂封止型半導体装置
の製造方法では、リードフレームと共に半導体素
子を樹脂封止して樹脂封止部からリード部の引き
出された形の半導体装置を形成した後、この半導
体装置をプラズマエツチングチヤンバ内に設置し
酸素プラズマエツチングを施してリード部上に付
着していた樹脂バリを分解(灰化)し、リード部
上に残つた樹脂バリの残渣を、例えばブラシやジ
エツト水流等を用いた軽い機械的な除去工程で落
とすようにしたものである。
That is, in the method for manufacturing a resin-sealed semiconductor device according to the present invention, after a semiconductor element is resin-sealed together with a lead frame to form a semiconductor device in which the lead portion is drawn out from the resin-sealed portion, the semiconductor device is is placed in a plasma etching chamber and subjected to oxygen plasma etching to decompose (ash) the resin burrs attached to the lead parts, and remove the residual resin burrs remaining on the lead parts with, for example, a brush or jet water stream. It is designed to be removed by a light mechanical removal process using, etc.

〔発明の実施例〕[Embodiments of the invention]

以下図面を参照してこの発明の一実施例につき
説明する。
An embodiment of the present invention will be described below with reference to the drawings.

まず、従来と同様の樹脂封止工程を行つて、第
1図に示すような内部に半導体素子が封止された
樹脂封止部11と上記半導体素子の所定の部位と
電気的に接続したリード部12を有する半導体装
置を形成する。前述したように半導体素子の樹脂
封止工程においてリード部12の特に樹脂封止部
12に近い部位には樹脂バリ13が固着してい
る。
First, a resin sealing process similar to the conventional one is performed to form a resin sealing part 11 in which a semiconductor element is sealed, as shown in FIG. 1, and a lead electrically connected to a predetermined part of the semiconductor element. A semiconductor device having a portion 12 is formed. As described above, during the resin sealing process of semiconductor elements, resin burrs 13 are fixed on the lead portions 12, particularly in the portions close to the resin sealing portions 12.

続いてこのような装置を第2図に示すようなプ
ラズマエツチングチヤンバ21内に設置する。こ
のエツチングチヤンバ21内には陽極板22と陰
極板23とが上下に対向して設けられており、上
記陰極板23上に複数の半導体装置20を設置し
た後、真空ポンプでチヤンバ21内を真空度
0.24Torr程度に排気しながら導入孔24から酸
素ガスを導入する。チヤンバ内のガス状態が安定
してから、陽極板22および陰極板23間に約
600Vの直流電圧を印加し、直流放電を1分間程
度持続させる。この間にリード部上の樹脂バリの
炭素や窒素および水素等の成分が酸素プラズマと
反応し、リード部上には樹脂バリの残渣(燃えか
す)が残る。
Subsequently, such an apparatus is installed in a plasma etching chamber 21 as shown in FIG. Inside this etching chamber 21 , an anode plate 22 and a cathode plate 23 are provided vertically facing each other. After a plurality of semiconductor devices 20 are installed on the cathode plate 23, the inside of the chamber 21 is removed using a vacuum pump. Degree of vacuum
Oxygen gas is introduced through the introduction hole 24 while exhausting to about 0.24 Torr. After the gas condition in the chamber becomes stable, approximately
Apply a DC voltage of 600V and maintain DC discharge for about 1 minute. During this time, components such as carbon, nitrogen, and hydrogen of the resin burr on the lead portion react with the oxygen plasma, and residues (burnt residue) of the resin burr remain on the lead portion.

次いで放電終了後、チヤンバ21内を大気圧に
戻し、半導体装置を取り出した後、リード部上に
付着している残渣をブラシ或いはジエツト水流
(研磨剤は含まない)等の軽い機械的な処理によ
り落とす。
After the discharge is finished, the inside of the chamber 21 is returned to atmospheric pressure, and after the semiconductor device is taken out, the residue adhering to the leads is removed by a light mechanical treatment such as a brush or jet water jet (not including abrasives). Drop it.

この後適宜リード部の半田メツキ工程等を行な
い所定の製品が完成する。
Thereafter, a process such as soldering the lead portions is performed as appropriate to complete the desired product.

尚、上記の酸素プラズマエツチング工程の条件
は、樹脂バリの程度により適宜設定すればよく、
樹脂バリが厚く酸素プラズマエツチングを充分に
行う必要がある場合等は、半導体装置の樹脂封止
部上に金属片を載せた状態で上記エツチングを行
えば、樹脂封止部表面をエツチングにより荒らす
恐れがない。
The conditions for the above oxygen plasma etching step may be set as appropriate depending on the degree of resin burr.
If the resin burr is thick and requires sufficient oxygen plasma etching, if the above etching is performed with a metal piece placed on the resin sealing part of the semiconductor device, the surface of the resin sealing part may be roughened by etching. There is no.

〔発明の効果〕〔Effect of the invention〕

上述のような本発明による樹脂封止型半導体装
置の製造方法では、リード部に固着していた樹脂
バリを酸素プラズマ中にさらし、分解して、もろ
い残渣にした後に軽くブラシ或いはジエツト水流
等で除く。従つて、従来のように樹脂封止部やリ
ード部に大きな衝撃が加わらないため、樹脂封止
部の損傷やリード部の損傷、変形を招く恐れがな
く、装置の信頼性に寄与できる。
In the method for manufacturing a resin-sealed semiconductor device according to the present invention as described above, the resin burr fixed on the lead portion is exposed to oxygen plasma, decomposed into a brittle residue, and then lightly brushed or jetted with water. except. Therefore, unlike in the conventional case, a large impact is not applied to the resin sealing part or the lead part, so there is no risk of damage to the resin sealing part or damage or deformation of the lead part, contributing to the reliability of the device.

また研磨材や砥石の粒子がリード部に埋め込ま
れることもないため、メツキ工程等の外装作業に
不具合を生ずることもなく、従来行つていたバリ
取り工程後の化学処理も不要となり、製造コスト
を下げることができる。同様に大がかりな装置や
研磨材も使用せず、バリ取り工程を簡略化でき、
加工費、加工時間の低減を図ることが可能とな
る。
In addition, since particles of abrasives and grindstones are not embedded in the lead part, there is no problem with exterior work such as plating, and chemical treatment after the conventional deburring process is no longer required, reducing manufacturing costs. can be lowered. Similarly, the deburring process can be simplified without using large-scale equipment or abrasive materials.
It becomes possible to reduce processing costs and processing time.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は樹脂封止型半導体装置を示す図、第2
図は本発明の一実施例に係る樹脂封止型半導体装
置の製造方法で用いるエツチングチヤンバを示す
図である。 11……樹脂封止部、12……外部リード、1
3……樹脂バリ、20……半導体装置、21……
プラズマエツチングチヤンバ、22……陽極、2
3……陰極、24……導入孔。
Figure 1 is a diagram showing a resin-sealed semiconductor device, Figure 2 is a diagram showing a resin-sealed semiconductor device;
The figure shows an etching chamber used in a method of manufacturing a resin-sealed semiconductor device according to an embodiment of the present invention. 11... Resin sealing part, 12... External lead, 1
3...Resin burr, 20...Semiconductor device, 21 ...
Plasma etching chamber, 22... Anode, 2
3...Cathode, 24...Introduction hole.

Claims (1)

【特許請求の範囲】[Claims] 1 所定のリードフレームと共に半導体素子を樹
脂封止し樹脂封止部からリードフレームのリード
部が引き出された半導体装置を形成する樹脂封止
工程と、この半導体装置を酸素プラズマ中にさら
し上記樹脂封止工程においてリード部に付着した
樹脂バリを分解する酸素プラズマエツチング工程
と、上記酸素プラズマエツチング工程により上記
リード部上に残つた残渣を機械的に除去する工程
とを具備することを特徴とする樹脂封止型半導体
装置の製造方法。
1 A resin sealing step in which a semiconductor element is resin-sealed together with a predetermined lead frame to form a semiconductor device in which the lead portion of the lead frame is drawn out from the resin sealing portion, and the semiconductor device is exposed to oxygen plasma and the resin sealing process is performed. A resin characterized by comprising an oxygen plasma etching step for decomposing resin burrs adhering to the lead portion in the finishing step, and a step for mechanically removing residue remaining on the lead portion due to the oxygen plasma etching step. A method for manufacturing a sealed semiconductor device.
JP58096120A 1983-05-31 1983-05-31 Manufacture of resin-mold-type semiconductor device Granted JPS59220934A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58096120A JPS59220934A (en) 1983-05-31 1983-05-31 Manufacture of resin-mold-type semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58096120A JPS59220934A (en) 1983-05-31 1983-05-31 Manufacture of resin-mold-type semiconductor device

Publications (2)

Publication Number Publication Date
JPS59220934A JPS59220934A (en) 1984-12-12
JPS6355863B2 true JPS6355863B2 (en) 1988-11-04

Family

ID=14156518

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58096120A Granted JPS59220934A (en) 1983-05-31 1983-05-31 Manufacture of resin-mold-type semiconductor device

Country Status (1)

Country Link
JP (1) JPS59220934A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62172735A (en) * 1986-01-27 1987-07-29 Fuji Seiki Seizosho:Kk Deburring method
US7635418B2 (en) * 2004-12-03 2009-12-22 Nordson Corporation Plasma processing apparatus and methods for removing extraneous material from selected areas on a substrate
US7842223B2 (en) * 2004-12-22 2010-11-30 Nordson Corporation Plasma process for removing excess molding material from a substrate

Also Published As

Publication number Publication date
JPS59220934A (en) 1984-12-12

Similar Documents

Publication Publication Date Title
US6273101B1 (en) Method for post chemical-mechanical planarization cleaning of semiconductor wafers
KR100733113B1 (en) Regeneration Treatment Method of Peeled Wafer
EP0534497B1 (en) Semiconductor wafer surface treatment method
US6338805B1 (en) Process for fabricating semiconductor wafers with external gettering
US4885056A (en) Method of reducing defects on semiconductor wafers
JP2005210038A (en) Manufacturing method of semiconductor integrated circuit device
KR20090018614A (en) Manufacturing method of bonded wafer
US7138034B2 (en) Electrode member used in a plasma treating apparatus
JP2005093869A (en) Silicon wafer recycling method and recycled wafer
JPS6355863B2 (en)
US7074720B2 (en) Plasma treating apparatus, plasma treating method and method of manufacturing semiconductor device
US6640816B2 (en) Method for post chemical-mechanical planarization cleaning of semiconductor wafers
KR100299975B1 (en) Method for manufacturing electrodes of plasma chamber
JPH11288903A (en) Edge mirror-polishing method for silicon wafer
JPH0831989A (en) Resin-sealed semiconductor device and manufacturing method thereof
US7842223B2 (en) Plasma process for removing excess molding material from a substrate
JP3695434B2 (en) Semiconductor device
JP2004022838A (en) Laminated soi substrate and method for manufacturing the same
KR19990069593A (en) Wafer sawing apparatus and wafer sawing method using the same
KR100299892B1 (en) Method for manufacturing semiconductor devices
JP4380546B2 (en) Manufacturing die for semiconductor devices
JPH0223026B2 (en)
CN119874209A (en) Method for prolonging service life of quartz clock cover of PVD equipment
KR100283847B1 (en) De-flashing device of molded semiconductor package and its de-flashing method
JP2876092B2 (en) Surface treatment method for lead frame on electronic component mounting board