JPH0141242B2 - - Google Patents
Info
- Publication number
- JPH0141242B2 JPH0141242B2 JP58044730A JP4473083A JPH0141242B2 JP H0141242 B2 JPH0141242 B2 JP H0141242B2 JP 58044730 A JP58044730 A JP 58044730A JP 4473083 A JP4473083 A JP 4473083A JP H0141242 B2 JPH0141242 B2 JP H0141242B2
- Authority
- JP
- Japan
- Prior art keywords
- resistor
- resistors
- resistance
- resistance value
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000009966 trimming Methods 0.000 claims description 14
- 239000000758 substrate Substances 0.000 description 6
- 239000002184 metal Substances 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 1
Landscapes
- Apparatuses And Processes For Manufacturing Resistors (AREA)
- Non-Adjustable Resistors (AREA)
- Semiconductor Integrated Circuits (AREA)
- Filters And Equalizers (AREA)
- Attenuators (AREA)
Description
【発明の詳細な説明】
本発明はトリミングに用いられる重みづけ抵抗
回路に関する。電子回路において、回路素子とし
ての抵抗体が厳密な抵抗値を要求される場合があ
る。例えば差動増幅器の対の分岐にある抵抗、
DAコンバータの各抵抗素子などである。これら
の抵抗体は半導体基板上もしくは絶縁物基板上に
形成されるが、通常異なる抵抗値をもつ複数の重
みづけ抵抗体を組合わせ、所望の抵抗値を有する
抵抗体とする。この方法で精密な抵抗調整が可能
となる。重みづけ抵抗体の組合わせは、例えば抵
抗体を結ぶ結線をレーザで除去あるいは抵抗体に
並列に接続したダイオードを短絡するなどトリミ
ングして行なう。重みづけ抵抗体はさらに複数個
の同一抵抗値をもつ単位抵抗体を直列あるいは並
列に接続して形成する。単位抵抗体の個数を可及
的に小さくすることは、最終的には回路素子とし
ての抵抗体のコスト減少、製品としての信頼性に
影響する。従来、単位抵抗体の抵抗値をいかに定
めれば単位抵抗体の個数を減少することができる
か、充分な検討がなく試行錯誤的に定めているの
が実状である。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a weighting resistor circuit used for trimming. In electronic circuits, resistors as circuit elements are sometimes required to have a strict resistance value. For example, resistors in the branches of a pair of differential amplifiers,
These include each resistance element of the DA converter. These resistors are formed on a semiconductor substrate or an insulating substrate, and usually a plurality of weighted resistors having different resistance values are combined to form a resistor having a desired resistance value. This method allows precise resistance adjustment. The weighting resistors are combined by trimming, for example, by removing the wires connecting the resistors with a laser or by short-circuiting diodes connected in parallel to the resistors. The weighting resistor is further formed by connecting a plurality of unit resistors having the same resistance value in series or in parallel. Reducing the number of unit resistors as small as possible ultimately affects the cost reduction of the resistor as a circuit element and the reliability of the product. Conventionally, the actual situation is that the resistance value of a unit resistor is determined by trial and error without sufficient consideration as to how to determine the resistance value of the unit resistor in order to reduce the number of unit resistors.
本発明の目的は上記の欠点を除去し、半導体基
板上もしくは絶縁物基板上に最少の個数で必要と
するトリミング用重みづけ抵抗体を作成した抵抗
回路を提供することにある。 SUMMARY OF THE INVENTION An object of the present invention is to eliminate the above-mentioned drawbacks and to provide a resistance circuit in which a minimum number of trimming weighting resistors are formed on a semiconductor substrate or an insulating substrate.
本発明によるトリミング用重みづけ抵抗回路
は、抵抗がそれぞれＲ、Ｒ、R2R、22R、…2k
Ｒ、…2mＲ、2m+1Ｒなる（ｍ＋４）個の抵抗体か
らなる所定の回路構成を有し、2kＲの抵抗値を有
する抵抗体を単位抵抗体として、2kＲより大きい
抵抗値の抵抗体を該単位抵抗体の直列接続によ
り、2kＲより小さい抵抗値の抵抗体を該単位抵抗
体の並列接続によつて形成し、前記のｋはｍが偶
数のときはｍ／２、ｍが奇数のときは（ｍ−
１）／２あるいは（ｍ＋１）／２であることを特
徴とする。 The weighting resistor circuit for trimming according to the present invention has resistances R, R, R2R, 2 2 R, ...2 k , respectively.
R, ...2 m R, 2 m+1 R, which has a predetermined circuit configuration consisting of (m+4) resistors with a resistance value of 2 k R as a unit resistor, from 2 k R A resistor with a large resistance value is formed by connecting the unit resistors in series, and a resistor with a resistance value smaller than 2 k R is formed by connecting the unit resistors in parallel, and when k is an even number, m/2, when m is an odd number (m-
1)/2 or (m+1)/2.
以下本発明を図面を参照して詳しく説明する。 The present invention will be explained in detail below with reference to the drawings.
第１図は差動増幅器の２つのトランジスタ１０
９のコレクタ抵抗をトリミング用重みづけ抵抗に
より実現しようとする回路である。抵抗RL１０
７で抵抗値の大略をきめ、その後で抵抗値が23R
の抵抗１０６および抵抗１０１〜１０５によつ
て、抵抗RL１０７の抵抗値誤差を含め、トリミ
ングにより両分岐の抵抗値を厳密に同一に調整す
る。右分岐の抵抗１０１〜１０３はそれぞれ
22R、2R、Ｒ、の抵抗値であり、抵抗１０４，１
０５は並列接続のダイオードが短絡するときは
１／2R、そうでないときは右辺の抵抗としては
抵抗１０４のみ有効でＲである。その結果、右分
岐の抵抗は23Rまで調整可能で、トリミング精度
は１／2Rである。短絡用ダイオードにはツエナ
ーダイオードを用い、外部端子に過電圧を印加し
短絡する。第１図で抵抗体の抵抗値はＲ、Ｒ、
Ｒ、2R、22R、23Rであり、ｍ＝２であるから、
単位抵抗体としては2R（ｋ＝ｍ／２＝１）をとれば
よい。第２図に第１図の回路に対応するトリミン
グ用重みづけ抵抗回路を示す。抵抗体１０２が単
位抵抗体である。ただしトリミング用ツエナーダ
イオードは省略されている。第３図は本発明の一
実施例として重みづけ抵抗が、Ｒ、Ｒ、Ｒ、……
24Rの場合を金属配線リンク２１０，２１１によ
つて短絡した状態を示す。トリミングはこの金属
配線リング２１０，２１１をレーザ等の切断手段
により断線することで行なう。ｍ＝３であるから
単位抵抗体としては抵抗値は2Rあるいは22Rを選
べばよい。図では2Rの抵抗値をもつ抵抗体２０
４を単位抵抗体としている。 Figure 1 shows two transistors 10 of a differential amplifier.
This is a circuit that attempts to realize the collector resistance of 9 by using a trimming weighting resistor. Resistance R L 10
Determine the approximate resistance value in step 7, and then set the resistance value to 2 3 R.
By the resistor 106 and the resistors 101 to 105, the resistance values of both branches are adjusted to be exactly the same by trimming, including the resistance value error of the resistor R L 107. The resistances 101 to 103 of the right branch are respectively
2 2 R, 2R, R, resistance value, resistance 104,1
05 is 1/2R when the parallel-connected diodes are short-circuited; otherwise, only the resistor 104 is effective as the resistance on the right side and is R. As a result, the resistance of the right branch can be adjusted up to 2 3 R, and the trimming accuracy is 1/2R. A Zener diode is used as the short-circuiting diode, and an overvoltage is applied to the external terminal to short-circuit it. In Figure 1, the resistance values of the resistor are R, R,
Since R, 2R, 2 2 R, 2 3 R and m = 2,
As a unit resistor, 2R (k=m/2=1) may be used. FIG. 2 shows a trimming weighting resistor circuit corresponding to the circuit shown in FIG. The resistor 102 is a unit resistor. However, the trimming Zener diode is omitted. FIG. 3 shows an embodiment of the present invention in which the weighting resistors are R, R, R, . . .
2 4 R is shown short-circuited by metal wiring links 210 and 211. Trimming is performed by disconnecting the metal wiring rings 210, 211 using cutting means such as a laser. Since m=3, the resistance value of the unit resistor should be 2R or 2 2 R. In the figure, a resistor 20 with a resistance value of 2R
4 is used as a unit resistor.
一般的にＲ、Ｒ、Ｒ、2R、…2kＲ、…、2mＲ、
2m+1Ｒの抵抗値の抵抗体を2kＲの抵抗値の単位抵
抗体で構成する場合を考える。このとき、2kＲよ
り大きいあるいは小さい抵抗値の抵抗体は単位抵
抗体をそれぞれ直列あるいは並列接続して形成す
るから、単位抵抗体の必要な個数は2k+1、2k…
22、２、１、２、22…2m+1-kとなる。ただし最初
のＲ，Ｒなる抵抗値をもつ抵抗体について合算し
て個数を2k+1としている。2kＲの抵抗値の単位抵
抗体を中心に上下の抵抗値の抵抗体の個数が等し
くあるいはそれに近ければ必要個数が最小にな
る。従つてｍが偶数のときはｍ／２、ｍが奇数の
ときは（ｍ−１）／２あるいは（ｍ＋１）／２と
なる。 Generally R, R, R, 2R, …2 k R, …, 2 m R,
Consider the case where a resistor with a resistance value of 2 m+1 R is constructed from a unit resistor with a resistance value of 2 k R. At this time, a resistor with a resistance value larger or smaller than 2kR is formed by connecting unit resistors in series or in parallel, so the required number of unit resistors is 2k +1 , 2k ...
2 2 , 2, 1, 2, 2 2 ...2 m+1-k . However, the total number of resistors having resistance values R and R is 2k +1 . If the number of resistors with the upper and lower resistances of a unit resistor with a resistance value of 2 kR is equal or close to it, the required number will be the minimum. Therefore, when m is an even number, it is m/2, and when m is an odd number, it is (m-1)/2 or (m+1)/2.
以上説明したように、本発明によりトリミング
用重みづけ抵抗回路を最少の数の単位抵抗体で形
成することができる。これによつて精密な抵抗体
を、最小面積の半導体基板・絶縁物基板を使用し
て製作できるから、製品としてのコスト・信頼性
で有利な電子回路が得られる。 As described above, according to the present invention, the trimming weighting resistor circuit can be formed using the minimum number of unit resistors. As a result, a precise resistor can be manufactured using a semiconductor substrate or an insulating substrate with a minimum area, so that an electronic circuit that is advantageous in terms of product cost and reliability can be obtained.
第１図は差動増幅器の抵抗をトリミング用重み
づけ抵抗回路により実現する場合の増幅器回路
図、第２図は本発明の一実施例で、2Rの抵抗値
の単位抵抗体により第１図の重みづけ抵抗回路を
実現した例を示す図、第３図は本発明の一実施例
で、Ｒ、Ｒ、Ｒ、2R、22R、23R、24Rの重みづ
け抵抗回路を金属配線リンクを用いて実現した例
を示す図である。
１０１〜１０６……重みづけ抵抗体、１０８…
…ツエナーダイオード、２０１，２０７……重み
づけ抵抗体、２１０，２１１……金属配線リン
ク。
Fig. 1 is an amplifier circuit diagram in which the resistance of a differential amplifier is realized by a weighted resistance circuit for trimming, and Fig. 2 is an embodiment of the present invention. Figure 3 is a diagram showing an example of realizing a weighted resistance circuit, which is an embodiment of the present invention, in which a weighted resistance circuit of R, R, R, 2R, 2 2 R, 2 3 R, 2 4 R is made of metal. It is a figure which shows the example implement|achieved using a wiring link. 101-106... Weighting resistor, 108...
...Zener diode, 201,207...Weighting resistor, 210,211...Metal wiring link.
Claims (1)
…、2kＲ、…2mＲ、2m+1Ｒなる（ｍ＋４）個の抵
抗体からなり、所定の回路構成をなすトリミング
用重みづけ抵抗回路において、2kＲの抵抗値を有
する抵抗体を単位抵抗体として、2kＲより大きい
抵抗値の抵抗体を該単位抵抗体の直列接続によ
り、2kＲより小さい抵抗値の抵抗体を該単位抵抗
体の並列接続によつて形成し、前記のｋはｍが偶
数のときはｍ／２、ｍが奇数のときは（ｍ−
１）／２あるいは（ｍ＋１）／２であることを特
徴とするトリミング用重みづけ抵抗回路。1 The resistance values are R, R, R, 2R, 2 2 R, respectively.
..., 2kR , ... 2mR , 2m +1R in a weighting resistance circuit for trimming consisting of (m+4) resistors having a predetermined circuit configuration, a resistor having a resistance value of 2kR . A resistor with a resistance value larger than 2 kR is formed by connecting the unit resistors in series, and a resistor with a resistance value smaller than 2 kR is formed by connecting the unit resistors in parallel. , the above k is m/2 when m is an even number, and (m-
1) A weighting resistance circuit for trimming, characterized in that it is /2 or (m+1)/2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58044730A JPS59171154A (en) | 1983-03-17 | 1983-03-17 | Laminated resistor circuit for trimming |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58044730A JPS59171154A (en) | 1983-03-17 | 1983-03-17 | Laminated resistor circuit for trimming |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59171154A JPS59171154A (en) | 1984-09-27 |
| JPH0141242B2 true JPH0141242B2 (en) | 1989-09-04 |
Family
ID=12699556
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58044730A Granted JPS59171154A (en) | 1983-03-17 | 1983-03-17 | Laminated resistor circuit for trimming |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59171154A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04289349A (en) * | 1991-03-18 | 1992-10-14 | Kajima Corp | Joining section construction for column, and jointing metal fittings for column |
| JP2549081Y2 (en) * | 1995-09-21 | 1997-09-24 | 日立金属株式会社 | Pillar hardware |
-
1983
- 1983-03-17 JP JP58044730A patent/JPS59171154A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59171154A (en) | 1984-09-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4777471A (en) | Apparatus for multiple link trimming in precision integrated circuits | |
| US20030154456A1 (en) | Resistor circuit | |
| JPH0141242B2 (en) | ||
| US4484213A (en) | Binary weighted resistor and package | |
| JPS636804A (en) | Manufacture of network resister | |
| JPH1131747A (en) | Semiconductor integrated circuit clock design apparatus, semiconductor integrated circuit design method, and clock supply circuit network for semiconductor integrated circuit | |
| JPH0135491Y2 (en) | ||
| JPH11135920A (en) | Printed wiring board and clock skew control method | |
| JP3155108B2 (en) | Filter circuit | |
| JPH10223836A (en) | Trimming pattern for semiconductor integrated circuit | |
| JP3109918B2 (en) | Active phase equalizer | |
| JP2880714B2 (en) | Integrated circuit | |
| JPH0221647A (en) | Capacitance value correcting circuit | |
| JPH088463B2 (en) | Method for manufacturing low-pass filter device | |
| JPH1074892A (en) | Electronic components | |
| JPH056811U (en) | Inductance circuit | |
| JPH08321737A (en) | Delay line | |
| JPH07302959A (en) | Printed wiring board | |
| JPS61230351A (en) | hybrid integrated circuit | |
| JPS63142696A (en) | Functional regulation of thick film hybrid integrated circuit | |
| JPH0414802A (en) | Adjusting device of resistance value | |
| JP2000182811A (en) | Resistance attenuator | |
| JPH01110794A (en) | High frequency circuit equipment | |
| JP2003347462A (en) | Circuit board manufacturing method | |
| JPH01319907A (en) | Method for adjusting resistance value of thick film resistor |