JPH0410773B2 - - Google Patents
Info
- Publication number
- JPH0410773B2 JPH0410773B2 JP57088816A JP8881682A JPH0410773B2 JP H0410773 B2 JPH0410773 B2 JP H0410773B2 JP 57088816 A JP57088816 A JP 57088816A JP 8881682 A JP8881682 A JP 8881682A JP H0410773 B2 JPH0410773 B2 JP H0410773B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- path metric
- maximum likelihood
- path
- line quality
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/24—Testing correct operation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Monitoring And Testing Of Transmission In General (AREA)
- Radio Relay Systems (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Description
【発明の詳細な説明】
〔発明の技術分野〕
本発明は、衛星通信路の回線品質状態(例えば
ビツト誤り率)を検出するための回線品質監視回
路に関する。DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a line quality monitoring circuit for detecting the line quality status (for example, bit error rate) of a satellite communication channel.
衛星通信回線では、降雨等によつて通信回線品
質が変動、劣化するため、回線状態を受信状態で
常時モニタしている必要があり、場合によつては
モニタ結果を送信側に伝え送信側電力を制御する
等して回線不稼動率の改善が図られている。
In satellite communication lines, the quality of the communication line fluctuates and deteriorates due to rain, etc., so it is necessary to constantly monitor the line status in the receiving state. Efforts are being made to improve the line unavailability rate by controlling the
ところで受信回線状態を監視するため従来は送
信データ中に回線品質検査用の特定信号を挿入
し、復号データの中からその信号を抽出する事に
よつて受信状態をチエツクしていたが、これによ
り通信情報区内が減少し、性能良く回線品質を検
出しようとすると伝送能率が低下するという欠点
があつた。 By the way, in the past, in order to monitor the receiving line condition, the receiving condition was checked by inserting a specific signal for line quality inspection into the transmitted data and extracting that signal from the decoded data. The disadvantage was that the number of communication information areas decreased and transmission efficiency decreased when trying to detect line quality with good performance.
本発明は、上記の従来技術の欠点に鑑みなされ
たもので、受信側に設置されるビタビ誤り訂正回
路を利用する事によつて回線品質検査用の特定信
号を挿入する必要がない。したがつて伝送能率を
全く劣化させずに常時回線品質を推定検出できる
回線品質監視回路を提供することを目的とする。
The present invention was developed in view of the above-mentioned drawbacks of the prior art, and by utilizing a Viterbi error correction circuit installed on the receiving side, there is no need to insert a specific signal for line quality inspection. Therefore, it is an object of the present invention to provide a line quality monitoring circuit that can constantly estimate and detect line quality without degrading transmission efficiency at all.
本発明は、ビタビ復号法のアルゴリズム処理の
過程で現われるパスメトリツクに統計的演算処理
を施し、得られた結果より回線品質を推定するも
のである。
The present invention applies statistical calculation processing to path metrics that appear during the algorithm processing of the Viterbi decoding method, and estimates line quality from the obtained results.
以下、本発明を図面を参照して詳細に説明す
る。第1図は本発明に係る回線品質監視回路の基
本構成図であり、ビタビ復号回路1及び演算回路
2により構成される。ビタビ復号回路1は、受信
信号を入力し、誤り訂正が施された復号データを
出力するという通常の動作に加えて、同じくこの
ビタビ復号回路より出力された第2の出力である
パスメトリツク信号が演算回路2に入力され、そ
れに伴つて回線品質信号が出力される。
Hereinafter, the present invention will be explained in detail with reference to the drawings. FIG. 1 is a basic configuration diagram of a line quality monitoring circuit according to the present invention, which is composed of a Viterbi decoding circuit 1 and an arithmetic circuit 2. In addition to the normal operation of inputting a received signal and outputting error-corrected decoded data, the Viterbi decoding circuit 1 also performs calculations on a path metric signal, which is the second output from the Viterbi decoding circuit. The signal is input to the circuit 2, and a line quality signal is output accordingly.
本発明の原理を説明するに当たり、
proceedings of the IEEE、Vol61、No.3、P268
〜278、1973などにより知られているビタビ復号
法について若干要点を整理しておく。 In explaining the principle of the present invention,
proceedings of the IEEE, Vol61, No.3, P268
I will summarize some key points about the Viterbi decoding method known from ~278, 1973, etc.
ビタビ復号法は、たたみ込み符号に対する強力
な誤り訂正復号法として知られているが、その構
造は符号を生成する符号器の自身と密接に関係し
ている。 The Viterbi decoding method is known as a powerful error correction decoding method for convolutional codes, but its structure is closely related to the encoder itself that generates the code.
すなわち、対象とする符号器のパラメータ(す
なわち符号化率、拘束長)を指定すると符号器の
内部状態数が一意に決定され、このときビタビア
ルゴリズムとは、各時刻とその時刻における(符
号器の)各内部状態に対して1つの生き残りパス
とそのパスに付随するパスメトリツク(すなわち
受信信号系列との間の距離)を順次定めていくも
のである。 In other words, by specifying the parameters of the target encoder (i.e. coding rate, constraint length), the number of internal states of the encoder is uniquely determined. ) For each internal state, one surviving path and the path metric associated with that path (that is, the distance between the received signal sequence) are sequentially determined.
従つて各時刻毎に、全体で内部状態数だけの生
き残りパスとそれぞれのパスに対応する同数のパ
スメトリツクが記憶されていることになるが、そ
れらの中で、最小のパスメトリツクをもつ生き残
りパス(すなわち、受信データ系列に、確率的な
意味で最も近いパス)が送信データとして最も確
からしいという意味で、その時刻における最尤パ
スと呼ばれ、復号出力の決定とも直接関係してい
る。 Therefore, at each time, a total of as many surviving paths as the number of internal states and the same number of path metrics corresponding to each path are stored, but among them, the surviving path with the minimum path metric (i.e. , the path closest to the received data sequence in a probabilistic sense) is called the maximum likelihood path at that time in the sense that it is the most likely transmission data, and is directly related to the determination of the decoding output.
ただしパスメトリツクの選び方には任意性があ
り、受信データに近いパスが逆に大きなパスメト
リツクを持つように対応づけることも可能で、そ
のような場合には、最大のパスメトリツクをもつ
生き残りパスが最尤パスとなる。 However, the path metric selection method is arbitrary, and it is also possible to associate paths that are close to the received data with a large path metric.In such a case, the surviving path with the largest path metric is the most likely path. becomes.
従つて、両者を統一する目的で、パスメトリツ
クの定義にかかわらず決定される最尤パスを基準
に考え、その最尤パスのもつパスメトリツクを最
尤パスメトリツクとここでは呼ぶことにする。 Therefore, for the purpose of unifying the two, we will consider the maximum likelihood path determined regardless of the definition of the path metric as a standard, and here the path metric of that maximum likelihood path will be referred to as the maximum likelihood path metric.
さて上述のビタビ復号法は、特に軟判定復調と
組み合わせて用いるとビツト誤り率特性を飛躍的
に向上させることが出来ることが知られており実
際そのような形で使用される。 It is known that the above-mentioned Viterbi decoding method can dramatically improve bit error rate characteristics, especially when used in combination with soft-decision demodulation, and is actually used in this manner.
この場合パスメトリツクとは、軟判定データと
送信シンボルとの間の距離を定義するシンボルメ
トリツク表に従つて、各時刻の軟判定データに対
して算出されたシンボルメトリツクをその時刻に
到るまですべて加算したもので、従つてシンボル
メトリツクを非負と選んだ場合、パスメトリツク
は時間と共に単調に増加するという性質をもつこ
とになる。 In this case, the path metric is the symbol metric calculated for the soft decision data at each time according to the symbol metric table that defines the distance between the soft decision data and the transmitted symbol. Therefore, if the symbol metric is chosen to be non-negative, the path metric will have the property of increasing monotonically with time.
再び本発明の原理の説明にもどる。 Let us return to the explanation of the principle of the present invention.
ただし以下での説明を正確にするためこゝでは
シンボルメトリツクは非負とし、最尤パスメトリ
ツクを最小パスメトリツクの意味で用いるものと
する。このような仮定の下で軟判定時における
S/N(Eb/No)とそのときの最尤パスメトリ
ツクの平均増分<Γmin>ar(ただし最大増加分に
よる規格値を表わす)の関係を求めると第2図の
結果がえられ、同図に示される様にきわめて具体
的かつ定量的な関数関係にあることがわかる。 However, in order to make the following explanation accurate, the symbol metric is here assumed to be non-negative, and the maximum likelihood path metric is used in the sense of the minimum path metric. Under these assumptions, the relationship between the S/N (Eb/No) at the time of soft decision and the average increment <Γmin>ar (however, it represents the standard value based on the maximum increment) of the maximum likelihood pathmetric at that time is as follows. The results shown in Figure 2 are obtained, and as shown in the figure, it can be seen that there is a very specific and quantitative functional relationship.
更に今までの説明で明らかなように、最尤パス
メトリツクはアルゴリズム自身を処理する過程で
発生する量であるから、具体的な送信データとは
独立である。 Furthermore, as is clear from the above explanation, the maximum likelihood path metric is a quantity generated in the process of processing the algorithm itself, and therefore is independent of the specific transmission data.
ゆえにこの関係を利用すれば、実際の送信デー
タに依存せず、復号過程で現われるパスメトリツ
クという1つの量に注目することによつて通信品
質を推定することが出来ることがわかる。 Therefore, it can be seen that by using this relationship, communication quality can be estimated by focusing on a single quantity, the path metric, that appears in the decoding process, without depending on the actual transmitted data.
第3図は、この原理を具体的に実現したもの
で、ビタビ復号回路1平均化回路5及び変換回路
6より構成されており、符号器、復号器を含めた
系全体のビツト誤り率を演算回路2から出力する
ことができる。ただし、第3図で4はパスメトリ
ツク有限容量内にとどめるためのパスメトリツク
正規化回路である。 Figure 3 shows a concrete implementation of this principle, which consists of a Viterbi decoding circuit 1, an averaging circuit 5, and a conversion circuit 6, and calculates the bit error rate of the entire system including the encoder and decoder. It can be output from circuit 2. However, in FIG. 3, 4 is a path metric normalization circuit for keeping the path metric within a finite capacity.
さて、ビタビ復号回路1より出力された最尤パ
スメトリツクは平均化回路5へ入力され、その出
力平均値が変換回路6へ入力されビツト誤り率が
出力される。第3図の回路の動作原理は次のよう
に説明される。 Now, the maximum likelihood path metric output from the Viterbi decoding circuit 1 is input to the averaging circuit 5, and its output average value is input to the conversion circuit 6, where the bit error rate is output. The principle of operation of the circuit of FIG. 3 is explained as follows.
既に第2図で、軟判定時におけるS/Nと対応
する最尤パスメトリツクの平均増分との関係を示
したが、一方軟判定時におけるS/Nと符号器、
復号器を含めた系全体の理論ビツト誤り率(これ
は算出可能)との関係は既知と考えてよいからそ
れらを合成すれば<最尤パスメトリツクの平均増
分>対<ビツト誤り率>の関係を第4図に示すよ
うに定量的に与えることができる。 In Fig. 2, we have already shown the relationship between the S/N during soft decision and the average increment of the corresponding maximum likelihood path metric.
The relationship between the theoretical bit error rate of the entire system including the decoder (which can be calculated) can be considered to be known, so by combining them, we can find the relationship between <average increment of maximum likelihood pathmetric> vs. <bit error rate>. It can be given quantitatively as shown in FIG.
ゆえにビタビ復号回路1から出力された最尤パ
スメトリツクを次々と平均化回路5へ入力して平
均値を抽出し、その値を<平均最尤パスメトリツ
ク>対<ビツト誤り率>の変換回路6へ入力すれ
ば系全体のビツト誤り率が出力出来る。明らか
に、これらの操作はすべて実時間で処理出来るか
ら変換回路6の出力をモニタすることによつてリ
アルタイムで常時回線品質を監視出来ることがわ
かる。 Therefore, the maximum likelihood pathmetrics output from the Viterbi decoding circuit 1 are input one after another to the averaging circuit 5 to extract the average value, and that value is input to the <average maximum likelihood pathmetric> to <bit error rate> conversion circuit 6. Then, the bit error rate of the entire system can be output. Obviously, since all of these operations can be processed in real time, it can be seen that by monitoring the output of the conversion circuit 6, the line quality can be constantly monitored in real time.
平均化回路としてはデイジタルフイルタを、変
換回路としてはROM(読出し専用メモリ)で実
現することができる。ところで第3図の構成で
は、直接符号誤り率が表示出来るようになつてい
るが、場合によつては、誤り率そのものでなくて
も、受信信号のS/Nその他の同系統の量である
ならば、それらが互いに定量的関数関係にあるこ
とから、変換回路を適当に構成することにより、
それらの値を目的に合わせて抽出することも可能
である。 A digital filter can be used as the averaging circuit, and a ROM (read-only memory) can be used as the conversion circuit. By the way, in the configuration shown in Figure 3, it is possible to directly display the code error rate, but in some cases, it may not be the error rate itself, but the S/N of the received signal or other similar quantities. Then, since they have a quantitative functional relationship with each other, by appropriately configuring the conversion circuit,
It is also possible to extract these values according to the purpose.
以上述べたように本発明によれば、ビタビ復号
法自身の特徴を利用して送信データとは独立に、
通信回線品質をリアルタイムで推定することが出
来、しかもその導出過程は、復号演算の途中に現
われる量を有効に利用しているため付加演算量が
少ない等極めて有効な回線品質監視回路を提供す
ることが出来る。
As described above, according to the present invention, by utilizing the characteristics of the Viterbi decoding method itself,
To provide an extremely effective line quality monitoring circuit capable of estimating communication line quality in real time, and in which the derivation process effectively utilizes a quantity appearing in the middle of a decoding operation, so that the amount of additional calculation is small. I can do it.
第1図は本発明における回線品質監視回路の基
本構成図、第2図は受信信号のS/Nに対する最
尤パスメトリツクの平均増分の関係を表わした特
性図、第3図は本発明の一実施例における回路構
成図、第4図は平均最尤パスメトリツクに対する
ビツト誤り率の関係を表わした特性図である。
1……ビタビ復号回路、2……演算回路、3…
…ビタビ復号回路、4……パスメトリツク正規化
回路、5……平均化回路、6……変換回路。
FIG. 1 is a basic configuration diagram of a line quality monitoring circuit according to the present invention, FIG. 2 is a characteristic diagram showing the relationship between the average increment of the maximum likelihood path metric and the S/N of a received signal, and FIG. 3 is an embodiment of the present invention. FIG. 4, which is a circuit diagram of the example, is a characteristic diagram showing the relationship between the bit error rate and the average maximum likelihood path metric. 1... Viterbi decoding circuit, 2... Arithmetic circuit, 3...
... Viterbi decoding circuit, 4... Path metric normalization circuit, 5... Averaging circuit, 6... Conversion circuit.
Claims (1)
トリツク信号を正規化して得られた最尤パスメト
リツク及び誤り訂正が施された復号データを出力
するビタビ復号回路と、 前記最尤パスメトリツクを入力とし、この入力
された最尤パスメトリツクの平均値を出力する平
均化回路と、 前記最尤パスメトリツクの平均値をこれに対応
するビツト誤り率に変換する変換回路とを具備し
てなることを特徴とする回線品質監視回路。[Scope of Claims] 1. A Viterbi decoding circuit which inputs a received signal and outputs maximum likelihood pathmetrics obtained by normalizing a pathmetric signal at predetermined time intervals and decoded data subjected to error correction; An averaging circuit that receives a path metric as an input and outputs an average value of the input maximum likelihood path metric, and a conversion circuit that converts the average value of the maximum likelihood path metric into a corresponding bit error rate. A line quality monitoring circuit featuring:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57088816A JPS58206252A (en) | 1982-05-27 | 1982-05-27 | Monitor circuit for circuit quality |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57088816A JPS58206252A (en) | 1982-05-27 | 1982-05-27 | Monitor circuit for circuit quality |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58206252A JPS58206252A (en) | 1983-12-01 |
| JPH0410773B2 true JPH0410773B2 (en) | 1992-02-26 |
Family
ID=13953431
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57088816A Granted JPS58206252A (en) | 1982-05-27 | 1982-05-27 | Monitor circuit for circuit quality |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58206252A (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2591011B2 (en) * | 1988-02-03 | 1997-03-19 | 国際電信電話株式会社 | Channel Quality Estimation Method for Communication Lines Using Successive Decoding |
| JP2516673B2 (en) * | 1989-02-01 | 1996-07-24 | 日本無線株式会社 | Viterbi decoder bit error rate detection method |
| JPH02241249A (en) * | 1989-03-15 | 1990-09-25 | Nec Corp | Interference detecting system |
| JPH02278939A (en) * | 1989-04-19 | 1990-11-15 | Matsushita Electric Ind Co Ltd | Data decoder |
| US5838697A (en) * | 1995-12-15 | 1998-11-17 | Oki Electric Industry Co., Ltd. | Bit error counting method and counting technical field |
| JP2000201138A (en) * | 1999-01-07 | 2000-07-18 | Sony Corp | Error rate estimation apparatus and method, and providing medium |
| JP2023149074A (en) * | 2022-03-30 | 2023-10-13 | 国立研究開発法人情報通信研究機構 | Encryption key sharing system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS538445B2 (en) * | 1973-03-28 | 1978-03-29 |
-
1982
- 1982-05-27 JP JP57088816A patent/JPS58206252A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58206252A (en) | 1983-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6061823A (en) | Error correcting/decoding apparatus and error correcting/decoding method | |
| US6148431A (en) | Add compare select circuit and method implementing a viterbi algorithm | |
| EP0600095B1 (en) | Bit error counter and its counting method, and signal identifying device and its identifying method | |
| US5802116A (en) | Soft decision Viterbi decoding with large constraint lengths | |
| JPH08149018A (en) | Error correcting device | |
| KR100210534B1 (en) | Receiver for a digital transmission system | |
| US6460160B1 (en) | Chase iteration processing for decoding input data | |
| EP0910907B1 (en) | Method and apparatus for concatenated coding of mobile radio signals | |
| EP2509246B1 (en) | Method and circuit for BER estimation | |
| EP0805572A2 (en) | Error detection and error concealment for encoded speech data | |
| JPH07202957A (en) | Digital signal processor | |
| US5838697A (en) | Bit error counting method and counting technical field | |
| JPH0410773B2 (en) | ||
| US6981201B2 (en) | Process for decoding signals and system and computer program product therefore | |
| KR100277685B1 (en) | Complexity Reduction Method Using Statistics of Path Metric in Decryptor Using Trellis Decoding | |
| US6614858B1 (en) | Limiting range of extrinsic information for iterative decoding | |
| EP0748057B1 (en) | Bit error counting method and counter | |
| US7263653B2 (en) | Algorithm for a memory-based Viterbi decoder | |
| JP4149674B2 (en) | Fast metric calculation for Viterbi decoder | |
| JP2591332B2 (en) | Error correction decoding device | |
| JP2516673B2 (en) | Viterbi decoder bit error rate detection method | |
| JP3259339B2 (en) | Viterbi decoding method and device | |
| JP2003333018A (en) | Error rate estimation method and error rate estimation device | |
| US20010004222A1 (en) | Anti-saturation integrator and method | |
| US7032165B2 (en) | ACS unit in a decoder |