JPH0624237B2 - Method for manufacturing amorphous silicon image sensor - Google Patents
Method for manufacturing amorphous silicon image sensorInfo
- Publication number
- JPH0624237B2 JPH0624237B2 JP62009641A JP964187A JPH0624237B2 JP H0624237 B2 JPH0624237 B2 JP H0624237B2 JP 62009641 A JP62009641 A JP 62009641A JP 964187 A JP964187 A JP 964187A JP H0624237 B2 JPH0624237 B2 JP H0624237B2
- Authority
- JP
- Japan
- Prior art keywords
- amorphous silicon
- image sensor
- glass layer
- gold
- conductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 229910021417 amorphous silicon Inorganic materials 0.000 title claims description 22
- 238000000034 method Methods 0.000 title claims description 22
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 239000011521 glass Substances 0.000 claims description 33
- 239000004020 conductor Substances 0.000 claims description 23
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 20
- 239000000758 substrate Substances 0.000 claims description 20
- 239000010931 gold Substances 0.000 claims description 17
- 229910052737 gold Inorganic materials 0.000 claims description 17
- 230000001681 protective effect Effects 0.000 claims description 15
- 238000010304 firing Methods 0.000 claims description 10
- 238000005268 plasma chemical vapour deposition Methods 0.000 claims description 9
- 239000005388 borosilicate glass Substances 0.000 claims description 6
- 238000007650 screen-printing Methods 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 4
- 239000010408 film Substances 0.000 description 12
- 239000004065 semiconductor Substances 0.000 description 8
- 238000005530 etching Methods 0.000 description 6
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910052788 barium Inorganic materials 0.000 description 2
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- WUOACPNHFRMFPN-UHFFFAOYSA-N alpha-terpineol Chemical compound CC1=CCC(C(C)(C)O)CC1 WUOACPNHFRMFPN-UHFFFAOYSA-N 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 150000007942 carboxylates Chemical class 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- SQIFACVGCPWBQZ-UHFFFAOYSA-N delta-terpineol Natural products CC(C)(O)C1CCC(=C)CC1 SQIFACVGCPWBQZ-UHFFFAOYSA-N 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000005355 lead glass Substances 0.000 description 1
- 229910000464 lead oxide Inorganic materials 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- YEXPOXQUZXUXJW-UHFFFAOYSA-N oxolead Chemical compound [Pb]=O YEXPOXQUZXUXJW-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229940116411 terpineol Drugs 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Landscapes
- Solid State Image Pick-Up Elements (AREA)
- Facsimile Heads (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は導体回路形成後、アモルファスシリコン着膜工
程を経た後でも半導体素子の実装が可能な密度強度を有
するアモルファスシリコン密着型イメージセンサの製造
方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Industrial field of application] The present invention is directed to the manufacture of an amorphous silicon contact image sensor having a density strength capable of mounting semiconductor elements even after a conductor circuit is formed and an amorphous silicon film deposition process is performed. Regarding the method.
従来、高い信頼生を要求される大面積電子デバイスの導
体回路形成方法として厚膜法と薄膜法が採用されてお
り、このうち厚膜法は設備が安価で生産性に優れている
という特徴がある。Conventionally, the thick film method and the thin film method have been adopted as conductor circuit forming methods for large-area electronic devices that require high reliability. Among them, the thick film method is characterized by inexpensive equipment and excellent productivity. is there.
この厚膜法では従来、基板にセラミック、導体として厚
膜金が用いられていたが、大幅なコストダウンを計るた
めに、基板をガラスとし、導体材料としてメタロオーガ
ニック金ペーストを用いる方法が提案されている。メタ
ロオーガニック金ペーストは金の有機錯体をターピネオ
ール等の有機溶媒と混合してペースト状にしたもので、
ペーストの密着強度は焼成温度を高くする程強くなり、
導体の剥離等が生じにくくなるが、バリウムホウケイ酸
ガラス等の安価で一般的なガラス基板を用いた場合、7
00℃以上では軟化・変形してしまうので焼成温度は7
00℃が上限となる。そこでガラス基板を用いて700
℃以下の低温焼成によって十分な密着強度を得るために
は、メタロオーガニック金ペースト中にオキサイドボン
ドを形成し易い銅等の金属の有機錯体を添加する必要が
ある。In the thick film method, ceramics were conventionally used for the substrate and thick film gold was used as the conductor, but in order to significantly reduce the cost, a method has been proposed in which the substrate is made of glass and the metalloorganic gold paste is used as the conductor material. ing. Metalloorganic gold paste is a paste made by mixing an organic complex of gold with an organic solvent such as terpineol.
The adhesion strength of the paste becomes stronger as the firing temperature increases,
Although peeling of the conductor is less likely to occur, when an inexpensive general glass substrate such as barium borosilicate glass is used, 7
If the temperature is over 00 ° C, it will be softened and deformed.
The upper limit is 00 ° C. Therefore, using a glass substrate 700
In order to obtain sufficient adhesion strength by low-temperature firing at a temperature of ℃ or less, it is necessary to add an organic complex of a metal such as copper, which easily forms an oxide bond, to the metalloorganic gold paste.
しかしながら、メタロオーガニック金ペースト中にオキ
サイドボンドを形成し易い銅等の金属の有機錯体を添加
する方法を用いた従来のアモルファスシリコン密着型イ
メージセンサの製造プロセスにおいては、導体回路形成
後にアモルファスシリコン着膜のためにプラズマCVD
工程を通すために、CVDの還元雰囲気によって金導体
と基板とのオキサイドボンドが破壊され、ガラス基板と
金導体の密着強度が著しく低下して物理的力が加えられ
たとき剥がれてしまい、半導体素子のワイヤボンディン
グ法による実装ができない場合が生じるという問題点が
ある。However, in the conventional amorphous silicon contact image sensor manufacturing process using the method of adding an organic complex of a metal such as copper that easily forms an oxide bond in the metalloorganic gold paste, the amorphous silicon deposition film is formed after the conductor circuit is formed. For plasma CVD
In order to pass through the process, the oxide bond between the gold conductor and the substrate is broken by the reducing atmosphere of CVD, the adhesion strength between the glass substrate and the gold conductor is significantly lowered, and the glass element is peeled off when a physical force is applied. However, there is a problem in that it may not be possible to mount by the wire bonding method.
本発明は上記問題点を解決するためのもので、アモルフ
ァスシリコン着膜工程を経た後でも、ガラス基板に対す
る導体膜の密着強度を低下させることがなく半導体素子
の実装が可能なアモルファスシリコン密着型イメージセ
ンサの製造方法を提供することを目的とする。The present invention is intended to solve the above problems, and an amorphous silicon adhesion type image capable of mounting a semiconductor element without lowering the adhesion strength of a conductor film to a glass substrate even after an amorphous silicon film formation step. It is an object to provide a method for manufacturing a sensor.
そのために本発明のアモルファスシリコン密着型イメー
ジセンサの製造方法は、メタロオーカニック金ペースト
を用いてスクリーン印刷および焼成によってガラス基板
上に導体回路を形成し、プラズマCVDによりアモルフ
ァスシリコンを着膜させる工程を備えたアモルファスシ
リコン密着型イメージセンサの製造プロセスにおいて、
前記プラズマCVD工程前に導体回路上に保護ガラス層
を形成する工程と、プラズマCVD工程後に前記保護ガ
ラス層を除去する工程を備えたことを特徴とする。Therefore, the method for manufacturing an amorphous silicon contact type image sensor of the present invention includes a step of forming a conductor circuit on a glass substrate by screen printing and firing using a metallo-organic gold paste, and depositing amorphous silicon by plasma CVD. In the manufacturing process of the equipped amorphous silicon contact image sensor,
The method is characterized by comprising a step of forming a protective glass layer on the conductor circuit before the plasma CVD step and a step of removing the protective glass layer after the plasma CVD step.
本発明のアモルファスシリコン密着型イメージセンサの
製造方法は、メタロオーガニック金ペーストを用いてス
クリーン印刷および焼成によってガラス基板上に導体回
路を形成した後、プラズマCVD工程前に導体回路上に
保護ガラス層を形成し、プラズマCVD工程後に前記保
護ガラス層を除去することにより、アモルファスシリコ
ン着膜工程を通った後でもガラス基板に対する導体の密
着強度を低下させず、半導体素子の実装を行うことが可
能となる。The method for manufacturing an amorphous silicon contact type image sensor of the present invention comprises forming a conductor circuit on a glass substrate by screen printing and firing using a metalloorganic gold paste, and then forming a protective glass layer on the conductor circuit before the plasma CVD step. By forming and removing the protective glass layer after the plasma CVD step, it becomes possible to mount the semiconductor element without lowering the adhesion strength of the conductor to the glass substrate even after passing through the amorphous silicon film forming step. .
以下、実施例を図面を参照して説明する。 Hereinafter, embodiments will be described with reference to the drawings.
第1図は本発明によるCVD工程前のイメージセンサ基
板の断面図で、1はガラス基板、2は金導体、3はクロ
ム電極、4は保護ガラス層である。FIG. 1 is a sectional view of an image sensor substrate before the CVD process according to the present invention, in which 1 is a glass substrate, 2 is a gold conductor, 3 is a chrome electrode, and 4 is a protective glass layer.
図において、ガラス基板1としては、例えば耐熱性に優
れたバリウムホウケイ酸ガラス基板を用い、このガラス
基板1上に1.5重量%のカルボン酸第二銅を添加して
均一に錬成したメタロオーガニック金ペーストをスクリ
ーン印刷し、700℃の低温焼成を二回繰り返し、厚さ
0.6μmの金導体膜2を形成する。この金導体膜2を
通常のフォトリソエッチングによりパターン形成した
後、センサー下部電極となるクロム電極3を真空蒸着法
およびフォトリソエッチングにより形成する。このよう
にして得られた回路の金導体膜2を覆うように、鉛ホウ
ケイ酸ガラスペーストのスクリーン印刷焼成により保護
ガラス層4を形成する。この場合保護ガラス層4の焼成
温度が高いと、クロム電極3のブロッキング特性が変化
し、光が照射されたときとされないときの電極間電流値
の比が小さくなってしまい、センサー機能を劣化を招く
ことになるので、これを防ぐために焼成温度は530℃
以下とすることが望ましい。本実施例ではピーク温度5
00℃、ピーク時間9分、トータル55分の焼成サイク
ルで8〜10μmのガラス層4を形成しており、鉛ホウ
ケイ酸ガラスは、軟化点が300〜500℃程度のもの
を使用するのが望ましい。なお保護ガラス層4は、鉛ホ
ウケイ酸ガラスに限定する必要はないが、鉛ガラスであ
ることが望ましい。In the figure, for example, a barium borosilicate glass substrate having excellent heat resistance is used as the glass substrate 1, and 1.5% by weight of cupric carboxylate is added to the glass substrate 1 to form a uniform metalloorganic material. A gold paste is screen-printed and low temperature firing at 700 ° C. is repeated twice to form a gold conductor film 2 having a thickness of 0.6 μm. After patterning the gold conductor film 2 by ordinary photolithography, a chromium electrode 3 serving as a sensor lower electrode is formed by vacuum vapor deposition and photolithography. A protective glass layer 4 is formed by screen printing firing of lead borosilicate glass paste so as to cover the gold conductor film 2 of the circuit thus obtained. In this case, when the baking temperature of the protective glass layer 4 is high, the blocking characteristic of the chromium electrode 3 is changed, and the ratio of the inter-electrode current value between when the light is irradiated and when the light is not irradiated becomes small, which deteriorates the sensor function. In order to prevent this, the firing temperature is 530 ° C.
The following is desirable. In this embodiment, the peak temperature is 5
The glass layer 4 having a thickness of 8 to 10 μm is formed by a firing cycle of 00 ° C., a peak time of 9 minutes, and a total of 55 minutes, and it is desirable to use lead borosilicate glass having a softening point of about 300 to 500 ° C. . The protective glass layer 4 need not be limited to lead borosilicate glass, but is preferably lead glass.
第2図は半導体素子実装工程後のイメージセンサーの横
断面図で、5は半導体素子、6は金線、7は樹脂シー
ル、8はアモルファスシリコン、9はITO透明電極で
ある。FIG. 2 is a cross-sectional view of the image sensor after the semiconductor element mounting process, in which 5 is a semiconductor element, 6 is a gold wire, 7 is a resin seal, 8 is amorphous silicon, and 9 is an ITO transparent electrode.
前述のようにして得られた基板に対して、プラズマCV
Dによりアモルファスシリコン8を着膜し、さらにその
上部にスパッタリングによりシリコンITO透明電極を
形成した後、ITO電極のセンサ部分をレジストでカバ
ーし、前述の保護ガラス層4をエッチングにより除去す
る。Plasma CV is applied to the substrate obtained as described above.
Amorphous silicon 8 is deposited by D, and a silicon ITO transparent electrode is formed on the amorphous silicon 8 by sputtering, the sensor portion of the ITO electrode is covered with a resist, and the protective glass layer 4 is removed by etching.
本実施例で用いた鉛ホウケイ酸保護ガラス層4は酸化鉛
の含有率が高いため、アルカリおよび酸性水溶液両方に
溶解する。エッチング液としてHNO3:HCI:H2
O=1:1:8(容積比)を用い、エッチング時間は6
0秒である。なお保護ガラス層のエッチングと同時に、
センサエリアの規定精度を上げるためのITO電極のエ
ッチングを行うようにしてもよい。Since the lead borosilicate protective glass layer 4 used in this example has a high lead oxide content, it dissolves in both alkaline and acidic aqueous solutions. HNO 3 : HCI: H 2 as etching liquid
O = 1: 1: 8 (volume ratio) is used and the etching time is 6
0 seconds. At the same time as the etching of the protective glass layer,
The ITO electrode may be etched to improve the accuracy of defining the sensor area.
こうして、30μmφの金線6の引張り強度は8g程度
とCVD工程前と同程度の強度が得られ、還元雰囲気で
密着強度が低下するという従来の問題点を解消すること
ができる。Thus, the tensile strength of the 30 μmφ gold wire 6 is about 8 g, which is about the same as that before the CVD process, and the conventional problem that the adhesion strength is reduced in the reducing atmosphere can be solved.
以上のように本発明によるアモルファスシリコン密着型
イメージセンサの製造方法によれば、金属導体がガラス
層により保護されるので、アモルファスシリコン着膜後
でも基板と導体の密着強度が低下することなく、半導体
素子等の実装が可能になる。また、従来センサエリアを
精度良く規定するためにITOのエッチングが行われて
いるが、ITOは本発明のガラス層エッチング液でエッ
チングされるため、ITO−ガラス同時エッチングする
ことも可能である。As described above, according to the method for manufacturing an amorphous silicon contact type image sensor of the present invention, since the metal conductor is protected by the glass layer, the adhesion strength between the substrate and the conductor does not decrease even after deposition of the amorphous silicon, and the semiconductor It becomes possible to mount elements and the like. In addition, although ITO is conventionally etched to precisely define the sensor area, since ITO is etched with the glass layer etching solution of the present invention, ITO-glass simultaneous etching is also possible.
【図面の簡単な説明】 第1図は本発明によるCVD工程前のイメージセンサ基
板の断面図、第2図は半導体素子実装工程後のイメージ
センサーの横断面図である。 1……ガラス基板、2……金導体、3……クロム電極、
4……保護ガラス層、5……半導体素子、6……金線、
7……樹脂シール、8……アモルファスシリコン、9…
…ITO透明電極。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a sectional view of an image sensor substrate before a CVD process according to the present invention, and FIG. 2 is a lateral sectional view of an image sensor after a semiconductor element mounting process. 1 ... glass substrate, 2 ... gold conductor, 3 ... chrome electrode,
4 ... Protective glass layer, 5 ... Semiconductor element, 6 ... Gold wire,
7 ... Resin seal, 8 ... Amorphous silicon, 9 ...
... ITO transparent electrode.
Claims (2)
クリーン印刷および焼成によってガラス基板上に導体回
路を形成し、プラズマCVDによりアモルファスシリコ
ンを着膜させる工程を備えたアモルファスシリコン密着
型イメージセンサの製造プロセスにおいて、前記プラズ
マCVD工程前に導体回路上に保護ガラス層を形成する
工程と、プラズマCVD工程後に前記保護ガラス層を除
去する工程を備えたことを特徴とするアモルファスシリ
コン密着型イメージセンサの製造方法。1. A manufacturing process of an amorphous silicon contact type image sensor comprising a step of forming a conductor circuit on a glass substrate by screen printing and firing using a metalloorganic gold paste and depositing amorphous silicon by plasma CVD. A method of manufacturing an amorphous silicon contact image sensor, comprising: a step of forming a protective glass layer on a conductor circuit before the plasma CVD step; and a step of removing the protective glass layer after the plasma CVD step.
℃の範囲の鉛ホウケイ酸ガラスペーストのスクリーン印
刷、焼成により形成することを特徴とする特許請求の範
囲第1項記載のアモルファスシリコン密着型イメージセ
ンサの製造方法。2. The protective glass layer has a softening point of 300 to 500.
The method for producing an amorphous silicon contact type image sensor according to claim 1, wherein the method is formed by screen-printing and firing lead borosilicate glass paste in the range of ° C.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62009641A JPH0624237B2 (en) | 1987-01-19 | 1987-01-19 | Method for manufacturing amorphous silicon image sensor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62009641A JPH0624237B2 (en) | 1987-01-19 | 1987-01-19 | Method for manufacturing amorphous silicon image sensor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63177552A JPS63177552A (en) | 1988-07-21 |
| JPH0624237B2 true JPH0624237B2 (en) | 1994-03-30 |
Family
ID=11725847
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62009641A Expired - Lifetime JPH0624237B2 (en) | 1987-01-19 | 1987-01-19 | Method for manufacturing amorphous silicon image sensor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0624237B2 (en) |
-
1987
- 1987-01-19 JP JP62009641A patent/JPH0624237B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63177552A (en) | 1988-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4336295A (en) | Method of fabricating a transparent metal oxide electrode structure on a solid-state electrooptical device | |
| CA1271270A (en) | Method of manufacturing a semiconductor device, in which a metallization with a thick connection electrode is provided on a semiconductor body | |
| EP0256568B1 (en) | Process for obtaining thin-film circuits and passive circuit made by said process | |
| US5032694A (en) | Conductive film circuit and method of manufacturing the same | |
| US5312643A (en) | Method of producing a transparent conductive film provided with supplementary metal lines | |
| US4025404A (en) | Ohmic contacts to thin film circuits | |
| JPH0624237B2 (en) | Method for manufacturing amorphous silicon image sensor | |
| JPH05102522A (en) | Method of manufacturing LED display device | |
| JPH05119706A (en) | Manufacture of led display device | |
| JPH0428132B2 (en) | ||
| JP2773111B2 (en) | Method for manufacturing double-layer wiring board | |
| JPH0373083B2 (en) | ||
| JPS60161686A (en) | Manufacture of thin film non-linear device | |
| JPS61243613A (en) | Formation of transparent conducting layer | |
| JPH01220477A (en) | Photoelectric conversion device | |
| JPH06151124A (en) | Method of manufacturing thin film resistor | |
| JP3019944U (en) | Fluorescent display tube | |
| JPH0213948B2 (en) | ||
| JPS61158166A (en) | Manufacture of substrate for bump metal formation | |
| JPH11167989A (en) | Film forming method and display panel manufacturing method | |
| JPH10280127A (en) | Method for forming ITO film, method for forming ITO electrode, and method for manufacturing liquid crystal element provided with this ITO electrode | |
| JPH028465B2 (en) | ||
| JPS58194083A (en) | Manufacture of display panel | |
| JPS6189655A (en) | Semiconductor device and manufacture thereof | |
| JPS61102245A (en) | Manufacture of transparent conductive glass plate |