Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0697259B2 - Radar receiver - Google Patents
[go: Go Back, main page]

JPH0697259B2 - Radar receiver - Google Patents

Radar receiver

Info

Publication number
JPH0697259B2
JPH0697259B2 JP59232040A JP23204084A JPH0697259B2 JP H0697259 B2 JPH0697259 B2 JP H0697259B2 JP 59232040 A JP59232040 A JP 59232040A JP 23204084 A JP23204084 A JP 23204084A JP H0697259 B2 JPH0697259 B2 JP H0697259B2
Authority
JP
Japan
Prior art keywords
circuit
signal
radar
agc
auxiliary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59232040A
Other languages
Japanese (ja)
Other versions
JPS61110076A (en
Inventor
隆 川相
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP59232040A priority Critical patent/JPH0697259B2/en
Publication of JPS61110076A publication Critical patent/JPS61110076A/en
Publication of JPH0697259B2 publication Critical patent/JPH0697259B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、CSLC(Coherent Side Lobe Canceler)回
路を有するレーダ受信機に関し、特に該レーダ受信機へ
のAGC用パイロットパルス信号の注入方法の改善に関す
るものである。
Description: TECHNICAL FIELD The present invention relates to a radar receiver having a CSLC (Coherent Side Lobe Canceler) circuit, and particularly to an improvement of an AGC pilot pulse signal injection method to the radar receiver. It is about.

〔従来の技術〕 通常のレーダ受信機の基本的機能は、目標物体からの反
射信号を受信し所定量の増幅を行ない、該増幅信号を検
波してビデオ信号に変換し、これを指示機等のレーダ目
標検出装置に出力することである。ここで、特にレーダ
目標検出装置が自動処理方式のものである場合には、種
々の利得変動要因に対処して受信機出力雑音レベル、言
いかえれば受信機利得を一定に保つことが重要であり、
このためしばしばAGC回路が用いられる。
[Prior Art] The basic function of an ordinary radar receiver is to receive a reflected signal from a target object, amplify it by a predetermined amount, detect the amplified signal, and convert it into a video signal, which is used as an indicator, etc. Output to the radar target detecting device. Here, especially when the radar target detection device is of an automatic processing type, it is important to handle various gain fluctuation factors and keep the receiver output noise level, in other words, the receiver gain constant. ,
For this reason, AGC circuits are often used.

レーダ受信機のAGC方式には種々の方式が知られている
が、比較的良く用いられるものに、レーダ休止期間(デ
ッドタイムとも言う)中に受信機入力端から規定レベル
のパイロットパルス信号を注入し、受信機出力端におい
てパイロットパルス信号レベルが一定となるように自動
利得制御ループを構成する方式がある。
There are various known AGC systems for radar receivers, but a relatively popular one is to inject a pilot pulse signal of a specified level from the receiver input end during the radar idle period (also called dead time). However, there is a method of configuring an automatic gain control loop so that the pilot pulse signal level becomes constant at the receiver output end.

また、レーダ装置に入力する不要な干渉波を抑圧する目
的で、補助空中線からの入力信号と主空中線からの入力
信号との間で相関性のあるものについて、補助空中線か
らの入力信号で主空中線からの不要入力信号を抑圧する
CSLC回路が用いられる。このような方式に関する従来の
ものの系統図を第3図に示す。第4図は、その動作説明
図である。
Also, for the purpose of suppressing unnecessary interference waves input to the radar device, if there is a correlation between the input signal from the auxiliary antenna and the input signal from the main antenna, the input signal from the auxiliary antenna is the main antenna. Suppress unwanted input signals from
A CSLC circuit is used. FIG. 3 shows a systematic diagram of a conventional system relating to such a system. FIG. 4 is an explanatory diagram of the operation.

第3図において、1は中間周波(IFと記す)帯の基準信
号発振器、2はラジオ周波(RFと記す)帯の局部発振器
である。これらの両発振器1,2の出力Vc,Vlは混合器3で
混合され、電力増幅器4で送信パルス状に区切られて電
力増幅され、送信パルス信号Vtとなって送受切換器5,方
向性結合器6aを経て主空中線7から空中に放射されるよ
うになっている。9は混合器3の出力をパルス状に区切
ることによってパイロットパルス信号Vpa,Vpbを生成す
るパルス化回路、6a,6bは該パイロットパルス信号を同
一時間に同一振幅で主受信系30と補助受信系40に注入す
るための方向性結合器である。
In FIG. 3, reference numeral 1 is a reference signal oscillator in the intermediate frequency (IF) band, and 2 is a local oscillator in the radio frequency (RF) band. The outputs Vc and Vl of both oscillators 1 and 2 are mixed by a mixer 3, divided into a transmission pulse by a power amplifier 4 and amplified in power to form a transmission pulse signal Vt, a duplexer 5, a directional coupling. It is adapted to be radiated into the air from the main antenna 7 via the vessel 6a. Reference numeral 9 is a pulsing circuit for generating pilot pulse signals Vpa and Vpb by dividing the output of the mixer 3 into pulses, and 6a and 6b are main receiving system 30 and auxiliary receiving system with the same amplitude of the pilot pulse signals at the same time. A directional coupler for injecting into 40.

主受信系30への物体からの反射信号及び干渉波は、送信
パルス信号とは逆の経路で、即ち主空中線7で受信され
た後、方向性結合器6a,送受切換器5を経て、広帯域のR
F増幅器10aで増幅される。その後受信用の混合器11aで
局部発振器2の局部発振信号Vlと混合され、差周波数の
IF受信信号VmとしてCSLC回路12に送られるようになって
いる。
The reflected signal and the interference wave from the object to the main reception system 30 are received on the route opposite to the transmission pulse signal, that is, on the main antenna 7, and then, through the directional coupler 6a and the transmission / reception switcher 5, to the wide band. R
It is amplified by the F amplifier 10a. After that, it is mixed with the local oscillation signal Vl of the local oscillator 2 by the mixer 11a for reception, and the difference frequency
The IF reception signal Vm is sent to the CSLC circuit 12.

また、補助受信系40への物体からの反射信号及び干渉波
は、補助空中線8で受信された後、方向性結合器6b,RF
増幅器10b,混合器11bを経てIF受信信号VsとしてCSLC回
路12へ送られるようになっている。ここで、IF受信信号
Vm,Vsは基準信号発振器出力Vcの周波数に等しい。
Further, the reflected signal and the interference wave from the object to the auxiliary reception system 40 are received by the auxiliary antenna 8 and then the directional coupler 6b, RF.
The IF received signal Vs is sent to the CSLC circuit 12 via the amplifier 10b and the mixer 11b. Where IF received signal
Vm and Vs are equal to the frequency of the reference signal oscillator output Vc.

13a,13bはそれぞれCSLC回路12の出力信号Vo,上記IF受信
信号Vsを受けてAGC処理を行なうAGC回路、14a,14bはこ
のAGC回路13a,13bの出力信号を検波し、ビデオ信号とし
て目標検出装置20に出力する検波回路である。
Reference numerals 13a and 13b denote AGC circuits that perform the AGC processing by receiving the output signal Vo of the CSLC circuit 12 and the IF reception signal Vs, respectively, and 14a and 14b detect the output signals of the AGC circuits 13a and 13b and detect the target as a video signal. It is a detection circuit that outputs to the device 20.

次に動作について説明する。Next, the operation will be described.

送信パルス信号Vtとパイロットパルス信号Vpa,Vpbの時
間関係は、第4図(a),(b)のように設定されてい
る。パイロットパルス信号Vpa,Vpbは、送信パルス信号V
tの直前のレーダ最大探知距離以遠に相当する、いわゆ
るレーダ休止時間に注入され、目標からの反射信号とは
重畳しない。ここで補助受信系40と主受信系30には、物
体からの反射信号と干渉波に加え、同一時間に同一増幅
のパイロットパルス信号Vpa,Vpbがそれぞれ方向性結合
器6a,6bにより注入される。これらの信号は個々の受信
系30,40で受信処理され、第4図(c),(d)のIF受
信信号Vm,VsとしてCSLC回路12に入力される。
The time relationship between the transmission pulse signal Vt and the pilot pulse signals Vpa and Vpb is set as shown in FIGS. 4 (a) and 4 (b). The pilot pulse signals Vpa and Vpb are the transmission pulse signals V
It is injected into the so-called radar dwell time, which is longer than the radar maximum detection distance immediately before t, and does not overlap with the reflected signal from the target. Here, in addition to the reflected signal from the object and the interference wave, pilot pulse signals Vpa and Vpb of the same amplification are injected into the auxiliary reception system 40 and the main reception system 30 at the same time by directional couplers 6a and 6b, respectively. . These signals are received and processed by the individual reception systems 30 and 40, and are input to the CSLC circuit 12 as IF reception signals Vm and Vs shown in FIGS.

ここで、CSLC回路の目的は、前述のように主空中線1よ
り入力される不要干渉波を補助空中線8より入力される
不要干渉波によって抑圧することであり、受信信号Vsと
Vmで相関性のある信号は、信号Vsを用いて不要波として
抑圧される。この作用のため、主及び補助受信系30,40
に同一信号として注入されたパイロットパルス信号は、
互いに相関性を有するため上記のような干渉波と共に抑
圧されてしまう。なお、反射信号は各空中線パターンの
相異により相関性がなく抑圧されない。
Here, the purpose of the CSLC circuit is to suppress the unnecessary interference wave input from the main antenna 1 by the unnecessary interference wave input from the auxiliary antenna 8 as described above, and
A signal having a correlation with Vm is suppressed as an unnecessary wave by using the signal Vs. Due to this action, the main and auxiliary receiving systems 30,40
The pilot pulse signal injected into the
Since they have a correlation with each other, they are suppressed together with the above-mentioned interference waves. The reflected signal has no correlation and is not suppressed due to the difference in each antenna pattern.

CSLC回路12の出力信号は、第4図(e)のVoとしてAGC
回路13aに供給される。ところがこのAGC回路13aでは、
前述のように基準となるパイロットパルス信号が抑圧さ
れているため、正常な動作が不能となる。このAGC回路1
3aの出力は検波器14aで検波され、目標検出装置20に送
られるが、AGC回路13aの動作が不能のためレーダ装置の
機能がはたせなくなっている。また、補助受信系40の受
信信号VsはAGC回路13bを通り検波回路14bで検波され、
目標検出装置20に出力される。
The output signal of the CSLC circuit 12 is AGC as Vo in FIG. 4 (e).
It is supplied to the circuit 13a. However, in this AGC circuit 13a,
Since the reference pilot pulse signal is suppressed as described above, normal operation becomes impossible. This AGC circuit 1
The output of 3a is detected by the detector 14a and sent to the target detection device 20, but the function of the radar device is disabled because the operation of the AGC circuit 13a is disabled. Further, the reception signal Vs of the auxiliary reception system 40 passes through the AGC circuit 13b and is detected by the detection circuit 14b,
It is output to the target detection device 20.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

従来のレーダ受信機におけるAGC用パイロットパルス信
号注入方式は以上のように構成されているので、同一信
号として注入されるパイロットパルス信号Vpa,Vpbは、C
SLC回路12で不要干渉波と共に抑圧され、後段のAGC回路
13aが正常に動作しなくなるという欠点がある。
Since the pilot pulse signal injection method for AGC in the conventional radar receiver is configured as described above, the pilot pulse signals Vpa and Vpb injected as the same signal are C
SLC circuit 12 suppresses the unwanted interference waves along with the AGC circuit in the subsequent stage.
There is a drawback that 13a does not work properly.

この発明は、上記のような従来のものの欠点を除去する
ためになされたもので、AGC用パイロットパルス信号が
抑圧されることなく後段に出力されてAGC回路の基準信
号として使用可能となり、AGC精度の高いレーダ受信機
を提供することを目的としている。
This invention was made to eliminate the above-mentioned drawbacks of the conventional ones, and the AGC pilot pulse signal is output to the subsequent stage without being suppressed and can be used as the reference signal of the AGC circuit. It is an object of the present invention to provide a radar receiver with high efficiency.

〔問題点を解決するための手段〕[Means for solving problems]

この発明に係るレーダ受信機は、レーダ休止時間に注入
されるAGC用パイロットパルス信号のレベルを、主受信
系と補助受信系とで異ならしめたものである。
In the radar receiver according to the present invention, the levels of the AGC pilot pulse signals injected during the radar down time are made different between the main receiving system and the auxiliary receiving system.

〔作用〕[Action]

この発明においては、主受信系,補助受信系に、それぞ
れ異なるレベルのAGC用パイロットパルス信号を注入
し、CSLC回路において各受信系のパイロットパルス信号
を振幅軸で相関性のない信号とし、該パイロットパルス
信号が抑圧されるのを防止する。
In the present invention, AGC pilot pulse signals of different levels are injected into the main receiving system and the auxiliary receiving system, and the pilot pulse signals of each receiving system in the CSLC circuit are made uncorrelated signals on the amplitude axis. Prevents the pulse signal from being suppressed.

〔実施例〕〔Example〕

以下、本発明の実施例を図について説明する。第1図は
本発明の一実施例によるレーダ受信機を示し、図におい
て、第3図と同一符号は同一のものを示している。15は
パルス化回路9から補助受信系の方向性結合器6bへ与え
られるパイロットパルス信号Vpbのレベルを減衰する減
衰器であり、これは主受信系,補助受信系に注入するパ
イロットパルス信号Vpa,Vpbに振幅差を与えるためのも
のである。
Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 shows a radar receiver according to an embodiment of the present invention. In the figure, the same reference numerals as those in FIG. 3 denote the same elements. Reference numeral 15 is an attenuator for attenuating the level of the pilot pulse signal Vpb given from the pulse forming circuit 9 to the directional coupler 6b of the auxiliary receiving system, which is a pilot pulse signal Vpa injected into the main receiving system and the auxiliary receiving system. This is for giving an amplitude difference to Vpb.

次に第2図により動作を説明する。Next, the operation will be described with reference to FIG.

送信パルス信号Vtとパイロットパルス信号Vpa,Vpbの時
間関係は第2図(a),(b),(c)のように設定さ
れており、パイロットパルス信号Vpa,Vpbはレーダ休止
時間に注入される。ここで、主受信系30と補助受信系40
には、物体からの反射信号と干渉波に加え、同一時間で
相互に振幅差(Vpa>Vpb)を有するパイロットパルス信
号Vpa,Vpbがそれぞれ注入され、これらの信号は各受信
系で処理されて第2図(d),(e)に示すIF受信信号
VmとVsがCSLC回路12に入力される。ここで干渉波は相関
性を有するために抑圧されるが、パイロットパルス信号
は振幅軸で相異し、また反射信号は各空中線のパターン
により相異することにより、これは該CSLC回路12では抑
圧されることなく第4図(f)で示す信号Voとして次段
のAGC回路13aに送られる。従って該AGC回路13aにおいて
受信機利得を一定に保つ正常なAGC処理が行なわれ、そ
の後検波回路14aで検波され、目標検出装置20に出力さ
れる。補助空中線の信号Vsも同様にAGC回路13bを通り検
波回路14bで検波され、目標検出装置20に出力される。
The time relationship between the transmission pulse signal Vt and the pilot pulse signals Vpa, Vpb is set as shown in FIGS. 2 (a), (b), (c), and the pilot pulse signals Vpa, Vpb are injected into the radar down time. It Here, the main receiving system 30 and the auxiliary receiving system 40
In addition to the reflected signal from the object and the interference wave, pilot pulse signals Vpa and Vpb having amplitude differences (Vpa> Vpb) are injected at the same time, and these signals are processed by each receiving system. IF reception signal shown in Fig. 2 (d) and (e)
Vm and Vs are input to the CSLC circuit 12. Here, the interference wave is suppressed because it has a correlation, but the pilot pulse signal is different on the amplitude axis, and the reflected signal is different depending on the pattern of each antenna, which is suppressed by the CSLC circuit 12. The signal Vo shown in FIG. 4 (f) is sent to the AGC circuit 13a at the next stage without being processed. Therefore, normal AGC processing for keeping the receiver gain constant is performed in the AGC circuit 13a, then detected by the detection circuit 14a, and output to the target detection device 20. Similarly, the signal Vs of the auxiliary antenna passes through the AGC circuit 13b, is detected by the detection circuit 14b, and is output to the target detection device 20.

このように本実施例では、CSLC回路を有するレーダ受信
機においてAGC処理が可能となり、AGC精度を著しく高め
ることができる。
As described above, in this embodiment, the AGC processing can be performed in the radar receiver having the CSLC circuit, and the AGC accuracy can be remarkably improved.

なお、上記実施例では主空中線1回路で、CSLC回路を持
ちAGC回路を有するレーダ装置に関して説明したが、本
発明は多チャンネル受信機機構におけるチャンネル間利
得平衡回路及びチャンネル間位相平衡回路を有するレー
ダ装置についても、上記実施例と同様に適用できる。
In the above embodiment, the radar device having the main antenna 1 circuit, the CSLC circuit and the AGC circuit has been described, but the present invention is a radar having the inter-channel gain balance circuit and the inter-channel phase balance circuit in the multi-channel receiver mechanism. The same can be applied to the device as in the above embodiment.

〔発明の効果〕〔The invention's effect〕

以上のように、この発明によれば、補助受信系と主受信
系とに注入されるパイロットパルス信号の注入レベルを
相異させるようにしたので、CSLC回路を有するレーダ装
置のAGC処理を可能とし、干渉下でのAGC精度を高めるこ
とができる効果がある。
As described above, according to the present invention, the injection levels of the pilot pulse signals injected into the auxiliary receiving system and the main receiving system are made different, which enables the AGC processing of the radar device having the CSLC circuit. There is an effect that the AGC accuracy under interference can be improved.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の一実施例によるレーダ受信機のブロッ
ク構成図、第2図はその動作説明図、第3図は従来のレ
ーダ受信機のブロック構成図、第4図はその動作説明図
である。 12…CSLC回路、13a,13b…AGC回路、15…減衰器、30…主
受信系、40…補助受信系。 なお図中同一符号は同一又は相当部分を示す。
FIG. 1 is a block configuration diagram of a radar receiver according to an embodiment of the present invention, FIG. 2 is an operation explanatory diagram thereof, FIG. 3 is a block configuration diagram of a conventional radar receiver, and FIG. 4 is an operation explanatory diagram thereof. Is. 12 ... CSLC circuit, 13a, 13b ... AGC circuit, 15 ... attenuator, 30 ... main receiving system, 40 ... auxiliary receiving system. The same reference numerals in the drawings indicate the same or corresponding parts.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】主受信系に入力される不要干渉波を補助受
信系に入力される不要干渉波によって抑圧するCSLC回路
を有するレーダ受信機において、 レーダ休止期間中に主受信系及び補助受信系に注入する
自動利得制御用パイロットパルス信号のレベルを主受信
系及び補助受信系で異ならしめる手段を備えたことを特
徴とするレーダ受信機。
1. A radar receiver having a CSLC circuit for suppressing an unnecessary interference wave input to a main reception system by an unnecessary interference wave input to an auxiliary reception system, comprising: a main reception system and an auxiliary reception system during a radar suspension period. A radar receiver comprising means for varying the level of a pilot pulse signal for automatic gain control injected into the main receiving system and the auxiliary receiving system.
JP59232040A 1984-11-02 1984-11-02 Radar receiver Expired - Lifetime JPH0697259B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59232040A JPH0697259B2 (en) 1984-11-02 1984-11-02 Radar receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59232040A JPH0697259B2 (en) 1984-11-02 1984-11-02 Radar receiver

Publications (2)

Publication Number Publication Date
JPS61110076A JPS61110076A (en) 1986-05-28
JPH0697259B2 true JPH0697259B2 (en) 1994-11-30

Family

ID=16933018

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59232040A Expired - Lifetime JPH0697259B2 (en) 1984-11-02 1984-11-02 Radar receiver

Country Status (1)

Country Link
JP (1) JPH0697259B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106597390B (en) * 2016-11-15 2020-02-21 上海无线电设备研究所 Sea clutter suppression method

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5614967A (en) * 1979-07-18 1981-02-13 Mitsubishi Electric Corp Automatic gain control circuit of radar receiver
JPS5910867A (en) * 1982-07-09 1984-01-20 Mitsubishi Electric Corp Agc circuit of radar receiver

Also Published As

Publication number Publication date
JPS61110076A (en) 1986-05-28

Similar Documents

Publication Publication Date Title
US5483680A (en) Tuning method for automatic antenna couplers
US4524361A (en) Radar systems employing two kinds of pulses
US4119963A (en) Coherent side-lobe suppressing unit for a pulse radar apparatus
US4586048A (en) Sidelobe canceller
JPH03185381A (en) Bistatic seeker with range gate
JPH0697259B2 (en) Radar receiver
US20200341110A1 (en) Six-port self-injection-locked radar
US3183441A (en) Transponder automatic frequency control system
JPH0346076B2 (en)
JPH0210907B2 (en)
USRE37877E1 (en) Electronic counter measures in radar
JP2748502B2 (en) Radar equipment
JP2001174542A (en) Radar equipment
JP2618984B2 (en) Pulse Doppler radar device
JPH05203721A (en) Radar receiver
JPH0668543B2 (en) Cheap signal receiver
AU2010200222B9 (en) Pulse detecting equipment
JP2600688B2 (en) Transponder device
JPS61240181A (en) Fm radar system
JP2001183441A (en) Radar transceiver
JP2687331B2 (en) Search and rescue radar transponder
JPH06222126A (en) GPS positioning system
JPS63265186A (en) Radar transponder
JPH041584A (en) Method and device for suppressing disturbance wave on radar equipment
JPH06104807A (en) Calibration device for satellite tracking receiver

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term