JPH0728033B2 - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- JPH0728033B2 JPH0728033B2 JP1269294A JP26929489A JPH0728033B2 JP H0728033 B2 JPH0728033 B2 JP H0728033B2 JP 1269294 A JP1269294 A JP 1269294A JP 26929489 A JP26929489 A JP 26929489A JP H0728033 B2 JPH0728033 B2 JP H0728033B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- forming
- gate electrode
- substrate
- sio
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Semiconductor Memories (AREA)
Description
【発明の詳細な説明】 (イ)産業上の利用分野 本発明は、Si基板上にSiO2膜が形成される半導体素子の
Si-SiO2界面準位密度を低減させるための製造方法に関
する。DETAILED DESCRIPTION OF THE INVENTION (a) Field of Industrial Application The present invention relates to a semiconductor device in which a SiO 2 film is formed on a Si substrate.
The present invention relates to a manufacturing method for reducing the Si-SiO 2 interface state density.
(ロ)従来の技術 Si基板上にSiO2膜を介してゲート電極が形成されるMOS
型半導体素子に於いては、Si-SiO2界面の界面準位がキ
ャリアの発生、再結合を招いてチャネル電流にゆらぎを
生じさせる。このため界面準位密度は、半導体装置の特
性に大きな影響を与えることになる。この界面準位密度
は、Si基板の結晶面方位依存性を有すると共に、SiO2膜
の形成方法や、その後の熱処理に依っても大きく変動す
るもので、CCD固体撮像素子の暗電流対策やダイナミッ
ク型の記憶素子のリフレッシュタイムの改善等を考慮す
るときに重要視される。(B) Conventional technology MOS in which the gate electrode is formed on the Si substrate via the SiO 2 film
In the semiconductor device, the interface state at the Si-SiO 2 interface causes carrier generation and recombination, causing fluctuations in the channel current. Therefore, the interface state density has a great influence on the characteristics of the semiconductor device. This interface state density depends on the crystal plane orientation of the Si substrate and varies greatly depending on the method of forming the SiO 2 film and the subsequent heat treatment. This is important when considering the improvement of the refresh time of the memory device of the type.
第2図は、CCD固体撮像素子の一部を示す断面図であ
る。Si基板(1)上には、SiO2層(2)を介して2層構
造のPoly-Si電極(3)が形成され、さらにSiO2層
(2)で覆われる。そして、SiO2層(2)の所定の位置
にコンタクトホール(4)(5)を設け、このコンタク
トホール(4)(5)を介してSi基板(1)やPoly-Si
電極(3)にAl配線(6)(7)が形成される。このよ
うなCCD固体撮像素子は、Al配線(6)(7)を形成し
た後に水素を含むガス中、例えばH2とN2の混合ガス中で
400℃程度の加熱処理を行って水素原子を図中破線で示
す如くSiO2層(2)、Al配線(6)を通してSi基板
(1)表面に供給することに依り界面準位密度の低減が
図られる。即ち、界面準位密度は、Si基板(1)表面の
Siの不飽和結合に起因するもので、この不飽和結合を水
素原子で補うことに依って界面準位密度の低減を図るこ
とができる。FIG. 2 is a sectional view showing a part of the CCD solid-state imaging device. On the Si substrate (1) is, Poly-Si electrode having a two-layer structure through the SiO 2 layer (2) (3) is formed, covered with further SiO 2 layer (2). Then, contact holes (4) and (5) are provided at predetermined positions of the SiO 2 layer (2), and the Si substrate (1) and Poly-Si are provided through the contact holes (4) and (5).
Al wirings (6) and (7) are formed on the electrode (3). Such a CCD solid-state image pickup device is used in a gas containing hydrogen, for example, in a mixed gas of H 2 and N 2 after forming Al wirings (6) and (7).
By performing heat treatment at about 400 ° C and supplying hydrogen atoms to the Si substrate (1) surface through the SiO 2 layer (2) and Al wiring (6) as indicated by the broken line in the figure, the interface state density can be reduced. Planned. That is, the interface state density of the Si substrate (1) surface
This is due to the unsaturated bond of Si. By supplementing this unsaturated bond with hydrogen atom, the interface state density can be reduced.
(ハ)発明が解決しようとする課題 しかしながら、H2とN2の混合ガス中で素子を加熱処理し
ても、SiO2層(2)やAl配線(6)の厚さに依っては十
分に水素原子を取込むことができず、界面準位密度をあ
まり低減させることできない。さらには、加熱処理に長
時間を要することになるため、スループットが低下し、
量産性に不適である。(C) Problems to be Solved by the Invention However, even if the element is heat-treated in a mixed gas of H 2 and N 2 , it is still sufficient depending on the thickness of the SiO 2 layer (2) and the Al wiring (6). Since hydrogen atoms cannot be incorporated into, the interface state density cannot be reduced so much. Furthermore, since heat treatment requires a long time, throughput is reduced,
Not suitable for mass production.
そこで本発明は、水素或いはそれに変わるハロゲン族元
素をシリコン基板表面に有効に供給することのできる製
造方法を提供することを目的とする。Therefore, an object of the present invention is to provide a manufacturing method capable of effectively supplying hydrogen or a halogen group element which changes to hydrogen to the surface of a silicon substrate.
(ニ)課題を解決するための手段 本発明は上述の課題を解決するためのもので、シリコン
基板上に酸化シリコン層を介してゲート電極を形成する
工程、このゲート電極を酸化シリコン層で覆った後に上
記シリコン基板或いは上記ゲート電極に接続するアルミ
ニウム配線を形成する工程、上記ゲート電極及び上記ア
ルミニウム配線を覆って水素を含む絶縁膜を形成する工
程、この絶縁膜上にアルミニウム層を形成する工程、水
素ガスを含む雰囲気中で数時間加熱して上記シリコン基
板表面に水素を供給する工程、上記アルミニウム層を選
択的に除去する工程、を含むことを特徴とするものであ
る。(D) Means for Solving the Problems The present invention is for solving the above-mentioned problems, and includes a step of forming a gate electrode on a silicon substrate through a silicon oxide layer, and covering the gate electrode with the silicon oxide layer. After that, a step of forming an aluminum wiring connected to the silicon substrate or the gate electrode, a step of forming an insulating film containing hydrogen covering the gate electrode and the aluminum wiring, and a step of forming an aluminum layer on the insulating film And a step of supplying hydrogen to the surface of the silicon substrate by heating in an atmosphere containing hydrogen gas for several hours, and a step of selectively removing the aluminum layer.
(ホ)作用 本発明に依れば、水素を含む絶縁膜上にアルミニウム層
を形成した後、水素を含む雰囲気中で加熱処理すること
で、絶縁膜中の水素原子がシリコン基板表面に供給され
ると共に、アルミニウム層表面で水素分子(H2)から水素
原子(2H)への分解が促進され、その水素原子がアルミ
ニウム層を通してシリコン基板表面に供給される。(E) Action According to the present invention, hydrogen atoms in the insulating film are supplied to the surface of the silicon substrate by forming an aluminum layer on the insulating film containing hydrogen and then performing heat treatment in an atmosphere containing hydrogen. At the same time, decomposition of hydrogen molecules (H 2 ) into hydrogen atoms (2H) is promoted on the surface of the aluminum layer, and the hydrogen atoms are supplied to the surface of the silicon substrate through the aluminum layer.
また、水素に換えて弗素、塩素等のハロゲン族を用いた
場合でも同様の動作に依ってハロゲン族原子がシリコン
基板表面に供給される。Further, even when a halogen group such as fluorine or chlorine is used instead of hydrogen, the halogen group atoms are supplied to the surface of the silicon substrate by the same operation.
(ヘ)実施例 本発明の実施例を図面に従って説明する。(F) Embodiment An embodiment of the present invention will be described with reference to the drawings.
第1図は本発明製造工程を示す工程順断面図であり、第
2図と同一の部分を示している。FIG. 1 is a cross-sectional view in order of the steps, showing the manufacturing process of the present invention, and showing the same portion as FIG.
先ず、第1図(a)に示すようにSi基板(1)上にSiO2
層(2)を介して2層構造のPoly-Si電極(3)を形成
し、さらにSiO2層(2)を介してAl配線(6)(7)を
形成する。First, as shown in FIG. 1 (a), SiO 2 is formed on the Si substrate (1).
A Poly-Si electrode (3) having a two-layer structure is formed via the layer (2), and Al wirings (6) and (7) are further formed via the SiO 2 layer (2).
そして、第1図(b)に示すように、Al配線(6)
(7)を覆うようにしてSiO2層(2)上に、水素原子
(H)を含むSi3N4層(10)を形成する。このSi3N4層
(10)の形成は、例えばプラズマCVD法に依り1μm程
度の層厚に形成する。Then, as shown in FIG. 1 (b), Al wiring (6)
A Si 3 N 4 layer (10) containing hydrogen atoms (H) is formed on the SiO 2 layer (2) so as to cover (7). The Si 3 N 4 layer (10) is formed to have a layer thickness of about 1 μm by a plasma CVD method, for example.
続いて、第1図(c)に示すようにSi3N4層(10)上にA
l層(11)を形成する。通常、ゲート電極(3)やSi基
板(1)に接続されるAl配線(6)(7)は、Siを微量
に含んだAlが用いられるが、ここで形成するAl層(11)
はSi,Cu等の不純物を含まないAlが好ましい。即ち、Al
層(11)がSi等の不純物を含んでいる場合、後述する加
熱処理の際に不純物が析出する虞れがあるため、それを
防止するために不純物のないAlを用いてAl層(11)を形
成する。Then, as shown in FIG. 1 (c), A is deposited on the Si 3 N 4 layer (10).
forming a layer (11). Normally, Al wiring (6) (7) connected to the gate electrode (3) and Si substrate (1) is made of Al containing a small amount of Si, but the Al layer (11) formed here.
Is preferably Al containing no impurities such as Si and Cu. That is, Al
If the layer (11) contains impurities such as Si, impurities may precipitate during the heat treatment described later. To prevent this, Al free from impurities is used to form the Al layer (11). To form.
さらに、H2とN2との混合ガス中で400℃に加熱し、数時
間の加熱処理を行うことに依り、水素原子をSi基板
(1)表面に供給して界面準位密度の低減を行う。この
加熱処理では、Si3N4層(10)に含まれている水素原子
がAl配線(6)或いはSiO2層(2)を通してSi基板
(1)表面に供給されると共に、混合ガス中のH2が水素
原子に分解されてAl層(11),Si3N4層(10)及びAl配
線(6)を通してSi基板(1)表面に供給される。Al層
(11)表面では、H2の分解が促進されるため、水素原子
をAl層(11)中に十分に取込むことができる。Furthermore, by heating to 400 ° C. in a mixed gas of H 2 and N 2 and performing heat treatment for several hours, hydrogen atoms are supplied to the surface of the Si substrate (1) to reduce the interface state density. To do. In this heat treatment, the hydrogen atoms contained in the Si 3 N 4 layer (10) are supplied to the surface of the Si substrate (1) through the Al wiring (6) or the SiO 2 layer (2), and H 2 is decomposed into hydrogen atoms and supplied to the surface of the Si substrate (1) through the Al layer (11), Si 3 N 4 layer (10) and Al wiring (6). On the surface of the Al layer (11), decomposition of H 2 is promoted, so that hydrogen atoms can be sufficiently incorporated into the Al layer (11).
このAl層(11)は、加熱処理の後に必要に応じて選択的
に除去する。その除去方法は、プラズマエッチングで発
生するイオン衝撃に依る損傷を防止するために、例えば
リン酸、硝酸及び酢酸をエッチング液を用いた湿式のエ
ッチングを用いることが好ましい。The Al layer (11) is selectively removed as necessary after the heat treatment. The removal method is preferably wet etching using, for example, phosphoric acid, nitric acid and acetic acid as an etching solution in order to prevent damage due to ion bombardment generated in plasma etching.
以上の方法に依ると、Si3N4層(10)上に形成するAl層
(11)を選択的に形成することで、同一のSi基板(1)
上の特定の領域のみの界面準位密度を低減させることも
できる。即ち、Al層(11)を形成せずに上述の加熱処理
を行うと、混合ガス中のH2の分解が不十分となり、混合
ガスからの水素原子の供給が減少して界面準位密度を低
減できないため、界面準位密度を低減させると不都合な
領域は加熱処理の前の段階でAl層(11)を選択的に除去
しておけば良い。According to the above method, by selectively forming the Al layer (11) formed on the Si 3 N 4 layer (10), the same Si substrate (1) is formed.
It is also possible to reduce the interface state density only in the specific region above. That is, when the above heat treatment is performed without forming the Al layer (11), the decomposition of H 2 in the mixed gas becomes insufficient, the supply of hydrogen atoms from the mixed gas decreases, and the interface state density is reduced. Since it cannot be reduced, the Al layer (11) may be selectively removed in a region inconvenient to reduce the interface state density before the heat treatment.
尚、本実施例に於いては、加熱処理の際に用いる混合ガ
ス及びSi3N4層(10)内に水素が含まれている場合を例
示しているが、この他に弗素、塩素等のハロゲン族元素
を用いても同様に界面準位密度の低減を図ることができ
る。ただし、ハロゲン族元素は、水素よりも原子量が大
きくなるために、Si基板(1)表面まで到達しにくく、
効果は小さくなる。In addition, in this example, the case where hydrogen is contained in the mixed gas used in the heat treatment and the Si 3 N 4 layer (10) is illustrated, but in addition to this, fluorine, chlorine, etc. Even if the halogen group element is used, the interface state density can be similarly reduced. However, since the halogen group element has a larger atomic weight than hydrogen, it is difficult to reach the Si substrate (1) surface,
The effect becomes smaller.
また、本実施例では、Al配線(6)とAl層(11)とがSi
3N4層(10)で絶縁されている場合を示したが、必要に
応じてSi3N4層(10)に間隙を設けてAl配線(6)とAl
層(11)とを接続しても良い。この場合、Si3N4層(1
0)の介在しない部分ができるため、金属中を通り易い
水素原子がAl層(11)からAl配線(6)を通ってSi基板
(1)表面に到達し易くなる。Further, in this embodiment, the Al wiring (6) and the Al layer (11) are made of Si.
The case of insulation by the 3 N 4 layer (10) is shown, but if necessary, a space may be provided in the Si 3 N 4 layer (10) to form Al wiring (6) and Al.
It may be connected to the layer (11). In this case, the Si 3 N 4 layer (1
Since there is no intervening portion (0), hydrogen atoms that easily pass through the metal easily reach the surface of the Si substrate (1) from the Al layer (11) through the Al wiring (6).
(ト)発明の効果 本発明に依れば、Si基板上にSiO2層を形成する半導体素
子の界面準位密度を効率良く低減でき、例えばCCD固体
撮像素子に応用した場合には暗電流の低減が図れ、ダイ
ナミック型の記憶素子に応用すればリフレッシュタイム
の改善が望める。(G) Effect of the Invention According to the present invention, it is possible to efficiently reduce the interface state density of a semiconductor device in which a SiO 2 layer is formed on a Si substrate. For example, when applied to a CCD solid-state imaging device, dark current If it is applied to a dynamic memory element, the refresh time can be improved.
また、Si3N4層(10)は、その他の絶縁層、例えばSiO2,
PSG等を用いても良い。In addition, the Si 3 N 4 layer (10) is used for other insulating layers such as SiO 2 ,
PSG or the like may be used.
第1図は本発明の半導体素子の製造方法を示す工程順断
面図、第2図は従来の半導体素子の一例を示す断面図で
ある。FIG. 1 is a sectional view in order of steps showing a method for manufacturing a semiconductor device of the present invention, and FIG. 2 is a sectional view showing an example of a conventional semiconductor device.
───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.6 識別記号 庁内整理番号 FI 技術表示箇所 H01L 21/339 21/8242 27/108 29/78 7514−4M H01L 29/78 301 Y ─────────────────────────────────────────────────── ─── Continuation of the front page (51) Int.Cl. 6 Identification code Internal reference number FI Technical indication H01L 21/339 21/8242 27/108 29/78 7514-4M H01L 29/78 301 Y
Claims (2)
ゲート電極を形成する工程、 このゲート電極を酸化シリコン層で覆った後に上記シリ
コン基板或いは上記ゲート電極に接続するアルミニウム
配線を形成する工程、 上記ゲート電極及び上記アルミニウム配線を覆って水素
を含む絶縁膜を形成する工程、 この絶縁膜上にアルミニウム層を形成する工程、 水素ガスを含む雰囲気中で数時間加熱して上記シリコン
基板表面に水素を供給する工程、 上記アルミニウム層を選択的に除去する工程、 を含むことを特徴とする半導体素子の製造方法。1. A step of forming a gate electrode on a silicon substrate via a silicon oxide layer, a step of covering the gate electrode with a silicon oxide layer, and then forming an aluminum wiring connected to the silicon substrate or the gate electrode, A step of forming an insulating film containing hydrogen over the gate electrode and the aluminum wiring; a step of forming an aluminum layer on the insulating film; heating for several hours in an atmosphere containing hydrogen gas; And a step of selectively removing the aluminum layer, the method of manufacturing a semiconductor element.
に於いて、 上記シリコン基板表面に上記水素に換えて弗素、塩素そ
の他ハロゲン族を供給することを特徴とする半導体素子
の製造方法。2. The method of manufacturing a semiconductor device according to claim 1, wherein fluorine, chlorine or other halogen group is supplied to the surface of the silicon substrate in place of the hydrogen. .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1269294A JPH0728033B2 (en) | 1989-10-17 | 1989-10-17 | Method for manufacturing semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1269294A JPH0728033B2 (en) | 1989-10-17 | 1989-10-17 | Method for manufacturing semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03131042A JPH03131042A (en) | 1991-06-04 |
| JPH0728033B2 true JPH0728033B2 (en) | 1995-03-29 |
Family
ID=17470345
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1269294A Expired - Lifetime JPH0728033B2 (en) | 1989-10-17 | 1989-10-17 | Method for manufacturing semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0728033B2 (en) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0612775B2 (en) * | 1984-12-26 | 1994-02-16 | 株式会社東芝 | Method for manufacturing semiconductor device |
-
1989
- 1989-10-17 JP JP1269294A patent/JPH0728033B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03131042A (en) | 1991-06-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH07273063A (en) | Semiconductor device and manufacturing method thereof | |
| JP3398903B2 (en) | Method for manufacturing semiconductor device | |
| JPH07176627A (en) | Method for manufacturing semiconductor device | |
| JPH05259297A (en) | Method for manufacturing semiconductor device | |
| JPH08222559A (en) | Method for manufacturing semiconductor device | |
| JP2874618B2 (en) | Silicon semiconductor substrate and method of manufacturing the same | |
| JP3333313B2 (en) | Method for manufacturing semiconductor device | |
| JP2943728B2 (en) | Method for manufacturing semiconductor device | |
| JPH0728033B2 (en) | Method for manufacturing semiconductor device | |
| JPS6234152B2 (en) | ||
| JP2712401B2 (en) | Method for manufacturing semiconductor device | |
| JPH06112192A (en) | Method for manufacturing semiconductor device | |
| JPH08264400A (en) | Silicon single crystal wafer and thermal oxidation method of its surface | |
| US20010003675A1 (en) | Method for manufacturing a semiconductor device | |
| JPS6057925A (en) | Formation of tungsten film onto silicon | |
| JP3395115B2 (en) | Method for manufacturing semiconductor device | |
| JP2739593B2 (en) | Semiconductor device manufacturing method | |
| JPH08274099A (en) | Wiring forming method | |
| JPH079893B2 (en) | Method for manufacturing semiconductor device | |
| JPH0122731B2 (en) | ||
| JP3251030B2 (en) | Method for manufacturing semiconductor device | |
| JPH07201976A (en) | Method for manufacturing semiconductor device | |
| JPH07221299A (en) | Method for manufacturing semiconductor device | |
| JPH07201842A (en) | Method for manufacturing semiconductor device | |
| JPH0590193A (en) | Manufacture of semiconductor device |