Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0783350B2 - Digital signal extraction insertion method - Google Patents
[go: Go Back, main page]

JPH0783350B2 - Digital signal extraction insertion method - Google Patents

Digital signal extraction insertion method

Info

Publication number
JPH0783350B2
JPH0783350B2 JP61108882A JP10888286A JPH0783350B2 JP H0783350 B2 JPH0783350 B2 JP H0783350B2 JP 61108882 A JP61108882 A JP 61108882A JP 10888286 A JP10888286 A JP 10888286A JP H0783350 B2 JPH0783350 B2 JP H0783350B2
Authority
JP
Japan
Prior art keywords
switch
quality
signal
circuit
digital signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61108882A
Other languages
Japanese (ja)
Other versions
JPS62264741A (en
Inventor
晃一 村上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61108882A priority Critical patent/JPH0783350B2/en
Publication of JPS62264741A publication Critical patent/JPS62264741A/en
Publication of JPH0783350B2 publication Critical patent/JPH0783350B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Radio Transmission System (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、現用系および予備系を備えたディジタル無線
伝送の中間再生中継局のディジタル信号抽出挿入方式に
関する。特に、回線監視制御用の補助信号を抽出挿入す
るためのディジタル信号抽出挿入方式に関する。
Description: TECHNICAL FIELD The present invention relates to a digital signal extraction / insertion system of an intermediate regeneration relay station for digital radio transmission having a working system and a standby system. In particular, it relates to a digital signal extraction / insertion method for extracting / inserting an auxiliary signal for line supervisory control.

〔概要〕〔Overview〕

本発明は、現用系および予備系を備えたディジタル無線
伝送の中間再生中継局のディジタル信号抽出挿入方式に
おいて、 現用系と予備系との切替え前に回線監視制御用の補助信
号の抽出および挿入を行うことにより、 フレーム同期回路を軽減できるようにしたものである。
The present invention, in a digital signal extraction / insertion system of an intermediate regeneration relay station for digital radio transmission equipped with an active system and a standby system, extracts and inserts an auxiliary signal for line supervisory control before switching between the active system and the standby system. By doing so, the frame synchronization circuit can be reduced.

〔従来の技術〕[Conventional technology]

第2図は従来例のディジタル信号抽出挿入装置のブロッ
ク構成図である。
FIG. 2 is a block diagram of a conventional digital signal extraction / insertion device.

従来ディジタル信号抽出挿入方式は、現用系と予備系と
の切替をヒットレススイッチで行う場合に、回線監視制
御用の補助信号の抽出および挿入は第2図に示すように
切替後に行われてきた。
In the conventional digital signal extraction / insertion method, when the active system and the standby system are switched by the hitless switch, the auxiliary signal for line supervisory control is extracted and inserted after the switching as shown in FIG. .

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

しかし、このような従来例のディジタル信号抽出挿入方
式では、ディジタル補助信号の抽出および挿入は切替後
に符号処理部9で行われていたために、フレーム同期を
スイッチの切替の前後で行わなければならず回路が繁雑
となる欠点があった。
However, in such a conventional digital signal extraction / insertion method, since the extraction and insertion of the digital auxiliary signal are performed by the code processing unit 9 after the switching, the frame synchronization must be performed before and after the switching of the switch. There was a drawback that the circuit became complicated.

本発明は上記の欠点を解決するもので、フレーム同期回
路を軽減できるディジタル信号抽出挿入方式を提供する
ことを目的とする。
The present invention solves the above-mentioned drawbacks, and an object of the present invention is to provide a digital signal extraction / insertion method capable of reducing the frame synchronization circuit.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、現用系および予備系の各フレーム同期回路
(1、2)と、両系からそれぞれ抽出された回線監視制
御用の補助信号の品質の良い系を判定する品質判定器
(3)と、この品質判定器の判定結果に基づいて制御信
号を出力するスイッチ制御回路(4)と、この制御信号
に従って上記品質の良い系のフレーム同期回路の出力を
を送出する同期スイッチ(7)とを備えたディジタル無
線伝送の中間再生中継局のディジタル信号抽出挿入方式
において、上記制御信号に従って上記品質の良い系のフ
レーム同期回路の補助信号を抽出するスイッチ手段
(5)と、上記品質の良い系のフレーム同期回路に補助
信号を挿入する分配手段(6)とを備えたことを特徴と
する。
The present invention includes a frame synchronization circuit (1 and 2) for an active system and a standby system, and a quality determiner (3) for determining a system with high quality of an auxiliary signal for line supervisory control extracted from both systems. A switch control circuit (4) that outputs a control signal based on the determination result of the quality determiner, and a synchronous switch (7) that outputs the output of the frame synchronization circuit of the high quality system according to the control signal. In the digital signal extraction / insertion system of the intermediate regeneration relay station for digital radio transmission, the switch means (5) for extracting the auxiliary signal of the frame synchronization circuit of the good quality system according to the control signal and the high quality system And a distribution means (6) for inserting an auxiliary signal into the frame synchronization circuit.

〔作用〕[Action]

品質判定器の判定結果によるスイッチ制御回路の制御信
号に基づいて、現用系と予備系との切替え前に品質の良
い系のフレーム同期回路から回線監視制御用の補助信号
をスイッチ手段で抽出し、分配手段で補助手段を挿入す
ることにより、フレーム同期回路を軽減できる。
Based on the control signal of the switch control circuit based on the judgment result of the quality judging device, before switching between the active system and the standby system, the auxiliary signal for line supervisory control is extracted from the frame synchronizing circuit of the high quality system by the switch means, The frame synchronization circuit can be reduced by inserting the auxiliary means by the distribution means.

〔実施例〕〔Example〕

本発明の実施例について図面を参照して説明する。 Embodiments of the present invention will be described with reference to the drawings.

第1図は本発明一実施例ディジタル信号抽出挿入装置の
ブロック構成図である。図外から予備系および現用系の
ディジタル信号がフレーム同期回路1およびフレーム同
期回路2の入力に接続される。フレーム同期回路1、2
から回線監視制御用の補助信号が品質判定器3の入力に
接続され、品質の良い方が判定される。品質判定器3か
ら判定結果がスイッチ制御回路4の入力に接続される。
FIG. 1 is a block diagram of a digital signal extraction / insertion device according to an embodiment of the present invention. From outside the figure, the digital signals of the standby system and the active system are connected to the inputs of the frame synchronization circuit 1 and the frame synchronization circuit 2. Frame synchronization circuits 1 and 2
From this, the auxiliary signal for line monitoring control is connected to the input of the quality judging device 3, and the one with better quality is judged. The determination result from the quality determiner 3 is connected to the input of the switch control circuit 4.

ここで本発明の特徴とするところは、一点鎖線で囲むデ
ィジタル信号抽出挿入部分である。すなわち、スイッチ
制御回路4から制御信号がスイッチ5の制御入力に接続
される。フレーム同期回路1およびフレーム同期回路2
の出力はスイッチ5の入力にそれぞれ接続され、品質の
良い系の補助信号が抽出される。また図外から挿入すべ
き補助信号が分配器6に接続され、分岐されて品質の良
い系のフレーム同期回路1またはフレーム同期回路2挿
入入力に接続される。フレーム同期回路1、2の出力は
同期スイッチ7のそれぞれの入力に接続される。またス
イッチ制御回路4から制御信号が同期スイッチ7の制御
入力に接続され、品質の良い方の系のディジタル信号が
図外に出力される。
Here, a feature of the present invention is a digital signal extraction / insertion portion surrounded by a chain line. That is, the control signal from the switch control circuit 4 is connected to the control input of the switch 5. Frame synchronization circuit 1 and frame synchronization circuit 2
Are connected to the inputs of the switch 5 to extract a high quality auxiliary signal of the system. Further, an auxiliary signal to be inserted from outside the figure is connected to the distributor 6, branched and connected to the frame synchronization circuit 1 or the frame synchronization circuit 2 insertion input of a high quality system. The outputs of the frame synchronization circuits 1 and 2 are connected to the respective inputs of the synchronization switch 7. Further, the control signal from the switch control circuit 4 is connected to the control input of the synchronous switch 7, and the digital signal of the higher quality system is output outside the drawing.

このような構成のディジタル信号抽出挿入装置の動作に
ついて説明する。第1図において、予備系および現用系
のディジタル信号がフレーム同期回路1、2に入力され
る。品質判定器3で回線監視制御用の補助信号の品質の
良い方が判定されスイッチ制御回路4から制御信号がス
イッチ5および同期スイッチ7に入力される。スイッチ
5ではこの制御信号に従って品質の良い方の補助信号が
抽出される。分配器6から挿入すべき補助信号がフレー
ム同期回路1、2に分配され同期スイッチ7から品質の
良い方の系のディジタルに信号が出力される。
The operation of the digital signal extraction / insertion device having such a configuration will be described. In FIG. 1, the digital signals of the standby system and the active system are input to the frame synchronization circuits 1 and 2. The quality judging device 3 judges which of the quality of the auxiliary signal for line supervisory control is better, and the control signal is inputted from the switch control circuit 4 to the switch 5 and the synchronous switch 7. The switch 5 extracts the auxiliary signal of higher quality in accordance with this control signal. The auxiliary signal to be inserted from the distributor 6 is distributed to the frame synchronizing circuits 1 and 2, and the synchronizing switch 7 outputs the signal to the digital system of the higher quality.

〔発明の効果〕〔The invention's effect〕

以上説明したよう、本発明は、スイッチ切替前にディジ
タル補助信号を抽出挿入することによりフレーム同期回
路を節約できる優れた効果がある。
As described above, the present invention has an excellent effect that the frame synchronizing circuit can be saved by extracting and inserting the digital auxiliary signal before switching the switch.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の一実施例ディジタル信号抽出挿入装置
のブロック構成図。 第2図は従来例のディジタル信号抽出挿入装置のブロッ
ク構成図。 1、2……フレーム同期回路、3……品質判定器、4…
…スイッチ制御回路、5……スイッチ、6……分配器、
7、8……同期スイッチ、9……符号処理部。
FIG. 1 is a block diagram of a digital signal extracting / inserting device according to an embodiment of the present invention. FIG. 2 is a block diagram of a conventional digital signal extraction / insertion device. 1, 2 ... Frame synchronization circuit, 3 ... Quality judgment device, 4 ...
... switch control circuit, 5 ... switch, 6 ... distributor,
7, 8 ... Synchronous switch, 9 ... Code processing unit.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】現用系および予備系の各フレーム同期回路
(1、2)と、 両系からそれぞれ抽出された回線監視制御用の補助信号
の品質の良い系を判定する品質判定器(3)と、 この品質判定器の判定結果に基づいて制御信号を出力す
るスイッチ制御回路(4)と、 この制御信号に従って上記品質の良い系のフレーム同期
回路の出力を送出する同期スイッチ(7)と を備えたディジタル無線伝送の中間再生中継局のディジ
タル信号抽出挿入方式において、 上記制御信号に従って上記品質の良い系のフレーム同期
回路の補助信号を抽出するスイッチ手段(5)と、 上記品質の良い系のフレーム同期回路に補助信号を挿入
する分配手段(6)と を備えたことを特徴とするディジタル信号抽出挿入方
式。
1. A quality deciding device (3) for deciding a frame synchronizing circuit (1, 2) of an active system and a standby system and a system having a high quality of an auxiliary signal for line supervisory control extracted from both systems. A switch control circuit (4) that outputs a control signal based on the determination result of the quality determiner, and a synchronous switch (7) that outputs the output of the frame synchronization circuit of the high quality system according to the control signal. In the digital signal extraction / insertion system of the intermediate regeneration relay station for digital radio transmission, the switch means (5) for extracting the auxiliary signal of the frame synchronizing circuit of the above good quality system according to the above control signal, and the above A digital signal extraction / insertion system comprising: a distribution means (6) for inserting an auxiliary signal into the frame synchronization circuit.
JP61108882A 1986-05-12 1986-05-12 Digital signal extraction insertion method Expired - Fee Related JPH0783350B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61108882A JPH0783350B2 (en) 1986-05-12 1986-05-12 Digital signal extraction insertion method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61108882A JPH0783350B2 (en) 1986-05-12 1986-05-12 Digital signal extraction insertion method

Publications (2)

Publication Number Publication Date
JPS62264741A JPS62264741A (en) 1987-11-17
JPH0783350B2 true JPH0783350B2 (en) 1995-09-06

Family

ID=14495982

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61108882A Expired - Fee Related JPH0783350B2 (en) 1986-05-12 1986-05-12 Digital signal extraction insertion method

Country Status (1)

Country Link
JP (1) JPH0783350B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0685504B2 (en) * 1990-06-08 1994-10-26 日本電気株式会社 Optical terminal device

Also Published As

Publication number Publication date
JPS62264741A (en) 1987-11-17

Similar Documents

Publication Publication Date Title
EP0315260A2 (en) Cellular telephone apparatus
JPH0783350B2 (en) Digital signal extraction insertion method
JPS60107936A (en) Auxiliary signal inserting circuit
JP3036766B2 (en) Line switching method
JP3149976B2 (en) Monitoring system for digital communication equipment
JP2576274B2 (en) Frame synchronization circuit
JPH11103289A (en) Intra-device self-monitoring system
KR100364200B1 (en) Method for communicating and processing data by using preamble
US6956817B1 (en) Communication system
CA2063205C (en) Key telephone system
KR0154508B1 (en) Digital trunk line signal tracking method of electronic switchboard
KR100217421B1 (en) Apparatus for processing no.7 signalling for private exchange system
JPS6035849A (en) Clock switching control system
JP3010804B2 (en) Dependent synchronization method
SU809637A2 (en) Start-stop synchronous discrete signal transmission system
JPH0399523A (en) Remote setting system for pcm primary group equalizer
JPH1041928A (en) Phase adjustment device
JPS588782B2 (en) Multi-frame synchronizer
JP2962061B2 (en) Cross connect device
JPH0479435A (en) Frame pattern inserting system
JPH0469460B2 (en)
JPH0338142A (en) Voice packet switching system
JPH0728282B2 (en) Signal detection circuit
JPH05122186A (en) Fault section discriminating system
JPS6254260B2 (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees