JP2558505B2 - Multi-stage electronic cooler - Google Patents
Multi-stage electronic coolerInfo
- Publication number
- JP2558505B2 JP2558505B2 JP63159446A JP15944688A JP2558505B2 JP 2558505 B2 JP2558505 B2 JP 2558505B2 JP 63159446 A JP63159446 A JP 63159446A JP 15944688 A JP15944688 A JP 15944688A JP 2558505 B2 JP2558505 B2 JP 2558505B2
- Authority
- JP
- Japan
- Prior art keywords
- stage
- substrate
- electronic cooler
- thermoelectric element
- attached
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、ペルチェ効果を持つ熱電素子対を、基板を
介して順次段階状にして縦続してなるカスケード型の多
段電子クーラーに関するものである。Description: TECHNICAL FIELD The present invention relates to a cascade-type multistage electronic cooler in which thermoelectric element pairs having a Peltier effect are cascaded in a stepwise manner via a substrate. .
〔従来の技術〕 上記多段電子クーラーは、例えば第4図に示すように
6段になっていて、各段にはN型半導体1とP型半導体
2とを対とする熱電素子対Aがそれぞれ交互に、かつ直
列になって基板3に接合された電極4にて縦続されてい
て、各段の熱電素子対Aに通電することにより、各段の
上側の基板側が吸熱され、最上段の基板3aが最大到達温
度で冷却されるようになっている。そして、この多段電
子クーラーはピラミット状になっていて、各段の熱電素
子対Aの対数の比率は順次下段になるに従ってその数が
多くなるようになっている。[Prior Art] The multi-stage electronic cooler has, for example, six stages as shown in FIG. 4, and each stage has a thermoelectric element pair A having an N-type semiconductor 1 and a P-type semiconductor 2 as a pair. The electrodes 4 are alternately and serially connected in series by the electrodes 4 joined to the substrate 3. By energizing the thermoelectric element pair A of each stage, the upper substrate side of each stage absorbs heat, and the uppermost substrate 3a is designed to be cooled at the maximum reached temperature. The multi-stage electronic cooler is in the shape of a pyramid, and the ratio of the number of thermoelectric element pairs A in each stage is such that the number gradually increases toward the lower stage.
多段電子クーラーの冷却原理は、各段の頭部でペルチ
ェ吸熱し、底部でペルチェ発熱するため、上段の発熱を
下段が順次吸熱し、各段毎に少しずつ冷却し、最上段の
頭部で一定の吸熱能力と一定の冷却温度を得るものであ
るため、上段の熱を効率よく下段に伝えることが重要で
ある。The cooling principle of the multi-stage electronic cooler is that the head of each stage absorbs Peltier heat and the bottom produces Peltier heat. Since a constant heat absorption capacity and a constant cooling temperature are obtained, it is important to efficiently transfer the heat of the upper stage to the lower stage.
そしてこの、多段電子クーラーの基板3に用いられる
絶縁用セラミックスは電気的絶縁性と良熱伝導性の基本
的要求、及び価格、強度などの要求のため、通常酸化ア
ルミ(Al2O3)が用いられているが、これは第3図に示
すように、常温での熱伝導率が約20w/m・kと悪いた
め、基板中の熱的損失が大きく、クーラの最大冷却温度
を下げられない原因の一つとなっていた。The insulating ceramics used for the substrate 3 of the multi-stage electronic cooler are usually made of aluminum oxide (Al 2 O 3 ) because of the basic requirements of electrical insulation and good thermal conductivity, price, strength and the like. As shown in Fig. 3, this is used, but it has a poor thermal conductivity of about 20w / m · k at room temperature, so the thermal loss in the substrate is large and the maximum cooling temperature of the cooler can be lowered. It was one of the causes.
一方良熱伝導性の絶縁セラミックとして酸化ベリリウ
ム(BeO)があり、実際に用いられているが、これは、
熱伝導率が第3図に示すように、酸化アルミの10倍以上
と高いものの、即人命にかかわる程の強い毒性があるこ
とと、強度が酸化アルミの約2/3程度と弱く、さらにか
なり高価であるため、特別な場合にしか用いられなかっ
た。On the other hand, beryllium oxide (BeO) is used as an insulating ceramic with good thermal conductivity and is actually used.
As shown in Fig. 3, the thermal conductivity is 10 times higher than that of aluminum oxide, but it is highly toxic enough to directly affect human life, and its strength is weak, about 2/3 that of aluminum oxide. Due to its high price, it was used only in special cases.
このようなことから曲げ強度を十分保持できること、
さらに素性がないことにより、上記基板に窒化アルミを
用いたものが知られている。From this, it is possible to maintain sufficient bending strength,
Further, it is known that the above substrate is made of aluminum nitride due to its lack of identity.
ところが従来の多段電子クーラーは、第4図に示すよ
うに、各段の基板3の上側面のほぼ中央に上側の段の熱
電素子対Aを配置する構成となっているため、上段の熱
を引取るべき下段の吸熱面に対し局所的に発熱している
ことになり、各段の上側の基板3には、それぞれの面内
の熱拡散のため温度分布が生じ、効率よく熱伝達を行な
っていなかった。However, as shown in FIG. 4, the conventional multi-stage electronic cooler has a configuration in which the thermoelectric element pair A in the upper stage is arranged substantially at the center of the upper side surface of the substrate 3 in each stage. This means that heat is locally generated at the lower heat absorbing surface to be taken over, and a temperature distribution is generated on the upper substrate 3 of each step due to thermal diffusion in each surface, and heat is efficiently transferred. Didn't.
各段の上側の基板の面内の温度分布を少なくするには
基板3を構成するセラミックスの厚みを増せばよいが、
そのために生じる基板3の厚み方向両側の温度差が著し
く大きくなるため、逆に熱伝達の効率が落ちることにな
る。In order to reduce the temperature distribution in the plane of the upper substrate of each stage, the thickness of the ceramics forming the substrate 3 may be increased.
As a result, the temperature difference between the two sides of the substrate 3 in the thickness direction becomes significantly large, and conversely the efficiency of heat transfer decreases.
また、各段の基板3の大きさを同じにし、各段の熱電
素子対を均等に配置することも考えられるが、上側の段
にいくに従って素子の配置が疎になり、この素子の配置
が疎になった分、面内の温度差はそれ程改善されないば
かりでなく、最上段部の基板の面積が増えるために、受
光面積が増々外部からのふく射熱による熱負荷が大きく
なり、逆に多段電子クーラーの性能が低下してしまう。It is also conceivable to make the size of the substrate 3 of each stage the same and to arrange the thermoelectric element pairs of each stage evenly, but the arrangement of the elements becomes sparser toward the upper stage, and the arrangement of these elements is Not only does the temperature difference in the plane not improve as much as it becomes sparse, but the area of the uppermost substrate increases, so the light-receiving area increases and the heat load due to radiant heat from the outside increases. The performance of the cooler deteriorates.
本発明は上記のことにかんがみなされたもので、基板
の面内の熱拡散がよく、これの温度分布が最小となっ
て、上段から下段への熱伝達が効率よく行なわれて最大
冷却温度を下げることができるようにした多段電子クー
ラーを提供することを目的とするものである。The present invention has been conceived in view of the above, in which heat diffusion in the plane of the substrate is good, the temperature distribution of this is minimized, heat transfer from the upper stage to the lower stage is efficiently performed, and the maximum cooling temperature is increased. It is an object to provide a multi-stage electronic cooler that can be lowered.
上記目的を達成するために、各段の基板の表面で、か
つ熱電素子対の電極となる部分以外の何も付着しない空
白部分に、基板の面内の熱拡散をよくするための金属板
を付着した構成となっている。In order to achieve the above object, a metal plate for improving the heat diffusion in the plane of the substrate is provided on the surface of each step of the substrate, and in the blank part where nothing is attached other than the part that becomes the electrode of the thermoelectric element pair. It has an attached structure.
各基板の表面で、かつ熱電素子対の電極のつく部分以
外での基板の面内の熱拡散がよくなり、この部分の温度
分布が少なくなる。On the surface of each substrate, the heat diffusion in the plane of the substrate other than the portion of the thermoelectric element pair where the electrodes are attached is improved, and the temperature distribution of this portion is reduced.
本発明の実施例を図面に基づいて説明する。 An embodiment of the present invention will be described with reference to the drawings.
実施例−1(第1図) 第4図に示す6段の多段電子クーラーを、基板3に両
面をメタライズした窒化アルミセラミック(商品名:シ
エイパル−徳山曹達社製)を用い、各熱電素子対AのP
型、N型の半導体素子1,2にBi−Te系のものを用いて製
作した。そしてこのとき、上記基板3の両面に、フォト
リソグラフにより、各熱電素子対Aの電極となる位置に
所望の回路パターンを作ると共に、この基板3の上側面
で、かつ上記電極となる部分以外の空白部分に他のパタ
ーンを作り、上記各パターンにBi−Sn共晶半田を用いて
各パターンの形状に形成した銅板(300μ厚)を付着し
て回路パターンには電極4を、何も付着しない空白部分
には金属板5を設けた(第1図)。その後、電極4に熱
電素子対Aの各半導体素子1,2を半田付けして上記6段
の多段電子クーラーを製作した。Example 1 (FIG. 1) Using a six-stage multi-stage electronic cooler shown in FIG. P of A
Type and N type semiconductor devices 1 and 2 were manufactured by using Bi-Te based ones. Then, at this time, a desired circuit pattern is formed on both surfaces of the substrate 3 by photolithography at the positions to be the electrodes of each thermoelectric element pair A, and at the same time, on the upper side surface of the substrate 3 except for the portions to be the electrodes. Make another pattern in the blank part, and attach a copper plate (thickness 300 μm) formed in the shape of each pattern using Bi-Sn eutectic solder to each of the above patterns, and attach the electrode 4 and nothing to the circuit pattern. A metal plate 5 was provided in the blank portion (Fig. 1). Then, the semiconductor elements 1 and 2 of the thermoelectric element pair A were soldered to the electrode 4 to manufacture the above-described 6-stage multi-stage electronic cooler.
上記構成の多段電子クーラーを10-6torrの真空チャン
バ内に入れ、27℃に保持したヒートシンクに乗せ、3Aの
電流を通電させたところ、最上段の温度が−90℃となっ
た。When the multi-stage electronic cooler with the above configuration was placed in a vacuum chamber of 10 -6 torr, placed on a heat sink kept at 27 ° C, and a current of 3 A was passed, the temperature of the uppermost stage became -90 ° C.
実施例−2(第2図) 上記実施例−1の場合と同じに表と裏にメタライズさ
れた基板材料を用い、これの表と裏に、電気回路構成に
必要な部分(回路パターン)にのみ300μ厚の銅板より
なる電極4′を実施例−1の場合と同様の手法にて付着
し、他の部分である何も付着しない空白部分にはメタラ
イズ層6をそのまま残して基板3′を作り、その後、電
極4′に熱電素子対Aの各半導体1,2を半田付けして第
4図に示す6段の多段電子クーラーを製作した。Example-2 (Fig. 2) As in the case of Example-1 above, metallized substrate materials were used on the front and back sides, and on the front and back sides thereof, the parts (circuit patterns) necessary for the electric circuit configuration were formed. Only the electrode 4'made of a copper plate having a thickness of 300 .mu.m is attached by the same method as in the case of Example-1, and the metallization layer 6 is left as it is on the other portion, that is, the blank portion where nothing is attached. After that, the semiconductors 1 and 2 of the thermoelectric element pair A were soldered to the electrode 4 ', and the 6-stage multi-stage electronic cooler shown in FIG. 4 was manufactured.
上記構成の多段電子クーラーを上記実施例−1の場合
と同様の性能測定を行なったところ、最上段の温度が−
88.5℃となった。When the performance measurement of the multi-stage electronic cooler having the above-mentioned configuration was conducted in the same manner as in the case of the above-mentioned Example-1, the temperature of the uppermost stage was −
It reached 88.5 ° C.
比較例 日本カーバイド社製の酸化アルミDBC基板と、P型及
びN型のBi−Te系熱電素子対Aを用い、実施例−1,2と
同様にして6段の多段電子クーラーを作製した。Comparative Example A six-stage multi-stage electronic cooler was produced in the same manner as in Examples 1 and 2, using an aluminum oxide DBC substrate manufactured by Nippon Carbide Co. and a P-type and N-type Bi-Te thermoelectric element pair A.
この多段電子クーラーを実施例−1,2と同様に測定し
たところ、最上段の温度が−85℃となった。When this multistage electronic cooler was measured in the same manner as in Examples 1 and 2, the temperature of the uppermost stage was -85 ° C.
上記両実施例のうち、実施例−2は、基板3′の両面
で、かつ電極4′以外の何も付着しない空白部分の面に
メタライズされていることにより、また基板3′の材料
を窒化アルミセラミックとしたことにより、比較例のも
のに比較してその最上段での温度を3.5℃低くすること
ができた。In both of the above-mentioned Examples, Example-2 is metallized on both sides of the substrate 3'and on the surface of the blank portion other than the electrode 4'on which nothing is attached, so that the material of the substrate 3'is nitrided. By using aluminum ceramics, the temperature at the uppermost stage could be lowered by 3.5 ° C compared to the comparative example.
また実施例−1は、基板3の上面で、かつ電極4以外
の何も付着しない空白部分の表面に銅板よりなる金属板
5を貼付けたことにより、上記実施例−2のものよりさ
らに1.5℃低く、比較例のものに対して5℃も低くする
ことができた。Further, in Example-1, since the metal plate 5 made of a copper plate was attached to the upper surface of the substrate 3 and the surface of the blank portion where nothing other than the electrodes 4 adhered, a temperature of 1.5 ° C. was higher than that of Example-2. It was low, and it was possible to lower it by 5 ° C. as compared with that of the comparative example.
本発明によれば、基板3,3′の面内の熱拡散がよく、
これの温度分布が最小となり、上段から下段への熱伝達
が効率よく行なわれて最大冷却温度を下げることができ
る。According to the present invention, the heat diffusion in the plane of the substrates 3 and 3'is good,
The temperature distribution of this is minimized, heat is efficiently transferred from the upper stage to the lower stage, and the maximum cooling temperature can be lowered.
第1図、第2図は本発明の実施例における基板を示す斜
視図、第3図は材料別の熱伝導率を示す線図、第4図は
多段電子クーラーの一例を示す斜視図である。 Aは熱電素子対、1,2は半導体素子、3,3′は基板、4,
4′は電極、5は金属板。1 and 2 are perspective views showing a substrate in an embodiment of the present invention, FIG. 3 is a diagram showing thermal conductivity of each material, and FIG. 4 is a perspective view showing an example of a multi-stage electronic cooler. . A is a thermoelectric element pair, 1 and 2 are semiconductor elements, 3 and 3'are substrates, 4 and
4'is an electrode and 5 is a metal plate.
───────────────────────────────────────────────────── フロントページの続き (72)発明者 山口 徹 神奈川県平塚市万田1200 株式会社小松 製作所研究所内 (56)参考文献 実開 昭61−110838(JP,U) 実開 昭63−64048(JP,U) ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Toru Yamaguchi 1200 Manda, Hiratsuka, Kanagawa Komatsu Ltd. Research Laboratory (56) Bibliography Sho 61-110838 (JP, U) Sho 63-64048 (JP) , U)
Claims (1)
セラミックスからなる基板3,3′を介して順次段階状に
して縦続してなるカスケード型の多段電子クーラーにお
いて、各段の基板3,3′に窒化アルミを用いると共に、
各段の基板3,3′の表面で、かつ熱電素子対Aの電極4,
4′を付着する部分以外の何も付着しない空白部分に、
基板3,3′の面内の熱拡散をよくするための金属板5を
付着したことを特徴とする多段電子クーラー。1. A cascade-type multistage electronic cooler in which thermoelectric element pairs A having a Peltier effect are cascaded in a stepwise manner via substrates 3 and 3'made of insulating ceramics. Aluminum nitride is used for 3 ',
On the surface of the substrate 3, 3'of each step, and the electrode 4, of the thermoelectric element pair A,
In the blank part where nothing is attached except the part where 4'is attached,
A multi-stage electronic cooler characterized in that a metal plate 5 is attached to improve heat diffusion in the plane of the substrates 3 and 3 '.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63159446A JP2558505B2 (en) | 1988-06-29 | 1988-06-29 | Multi-stage electronic cooler |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63159446A JP2558505B2 (en) | 1988-06-29 | 1988-06-29 | Multi-stage electronic cooler |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0210781A JPH0210781A (en) | 1990-01-16 |
| JP2558505B2 true JP2558505B2 (en) | 1996-11-27 |
Family
ID=15693931
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63159446A Expired - Lifetime JP2558505B2 (en) | 1988-06-29 | 1988-06-29 | Multi-stage electronic cooler |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2558505B2 (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2881332B2 (en) * | 1990-05-14 | 1999-04-12 | 株式会社小松製作所 | Thermoelectric device manufacturing method |
| JP2636119B2 (en) * | 1992-09-08 | 1997-07-30 | 工業技術院長 | Thermoelectric element sheet and manufacturing method thereof |
| JPH10190071A (en) * | 1996-12-20 | 1998-07-21 | Aisin Seiki Co Ltd | Multi-stage electronic cooling device |
| JP3918279B2 (en) * | 1997-02-28 | 2007-05-23 | アイシン精機株式会社 | Multistage electronic cooling device and manufacturing method thereof |
| JP4548626B2 (en) * | 1999-10-04 | 2010-09-22 | 株式会社小松製作所 | Thermoelectric module and temperature control plate using thermoelectric module |
| JP2010199373A (en) * | 2009-02-26 | 2010-09-09 | Yamaha Corp | Thermoelectric module |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61110838U (en) * | 1984-12-26 | 1986-07-14 | ||
| JPS6364048U (en) * | 1986-10-14 | 1988-04-27 |
-
1988
- 1988-06-29 JP JP63159446A patent/JP2558505B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0210781A (en) | 1990-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5051865A (en) | Multi-layer semiconductor device | |
| US6059939A (en) | Method for high density edge mounting of chips | |
| US20050000558A1 (en) | Thermoelectric converter and manufacturing method thereof | |
| JP2558505B2 (en) | Multi-stage electronic cooler | |
| JP2554741B2 (en) | Semiconductor laser array device | |
| JP2016174114A (en) | Thermoelectric conversion module | |
| JP2003163409A (en) | Semiconductor laser module | |
| JP2001332773A (en) | Multi-layer substrate for thermoelectric module and method of manufacturing the same, and thermoelectric module using multi-layer substrate | |
| JP2003282970A (en) | Thermoelectric conversion device, thermoelectric conversion element, and manufacturing method thereof | |
| JP2003179273A (en) | Thermoelectric converter | |
| JPH0322706B2 (en) | ||
| JP3467891B2 (en) | Multi-stage electronic cooler | |
| JP2010199373A (en) | Thermoelectric module | |
| JP3580406B2 (en) | High temperature thermoelectric conversion element | |
| JP2022171153A (en) | semiconductor module | |
| JP2006013200A (en) | Thermoelectric conversion module substrate, thermoelectric conversion module, cooling device, and power generation device | |
| JP3419642B2 (en) | Power module | |
| KR102581613B1 (en) | Thermoelectric element | |
| CN114220781B (en) | Circuit substrate and preparation method thereof and insulated gate bipolar transistor module | |
| CN119920778B (en) | A double-sided heat dissipation structure for power semiconductor devices and its fabrication method | |
| TWI728672B (en) | A heat dissipation type electronic device | |
| JPH0337246Y2 (en) | ||
| JP2003234515A (en) | Thermoelectric module | |
| JP3222348B2 (en) | Manufacturing method of ceramic package | |
| CN114556600B (en) | Thermoelectric conversion element module and method for manufacturing thermoelectric conversion element module |