Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3556483B2 - Method for manufacturing silicon-based thin film photoelectric conversion device - Google Patents
[go: Go Back, main page]

JP3556483B2 - Method for manufacturing silicon-based thin film photoelectric conversion device - Google Patents

Method for manufacturing silicon-based thin film photoelectric conversion device Download PDF

Info

Publication number
JP3556483B2
JP3556483B2 JP26455698A JP26455698A JP3556483B2 JP 3556483 B2 JP3556483 B2 JP 3556483B2 JP 26455698 A JP26455698 A JP 26455698A JP 26455698 A JP26455698 A JP 26455698A JP 3556483 B2 JP3556483 B2 JP 3556483B2
Authority
JP
Japan
Prior art keywords
photoelectric conversion
gas
silicon
film
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP26455698A
Other languages
Japanese (ja)
Other versions
JP2000101107A (en
Inventor
圭史 岡本
雅士 吉見
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kaneka Corp
Original Assignee
Kaneka Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kaneka Corp filed Critical Kaneka Corp
Priority to JP26455698A priority Critical patent/JP3556483B2/en
Publication of JP2000101107A publication Critical patent/JP2000101107A/en
Application granted granted Critical
Publication of JP3556483B2 publication Critical patent/JP3556483B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy

Landscapes

  • Photovoltaic Devices (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は薄膜光電変換装置の製造方法に関し、特に、シリコン系薄膜光電変換装置の低コスト化と性能改善に関するものである。なお、本明細書において、「結晶質」と「微結晶」の用語は、部分的に非晶質状態を含むものをも意味するものとする。
【0002】
【従来の技術】
薄膜光電変換装置の代表的なものとして非晶質シリコン系太陽電池があり、非晶質光電変換材料は通常200℃前後の低い成膜温度の下でプラズマCVD法によって形成されるので、ガラス,ステンレス,有機フィルム等の安価な基板上に形成することができ、低コストの光電変換装置のための有力材料として期待されている。また、非晶質シリコンにおいては可視光領域での吸収係数が大きいので、500nm以下の薄い膜厚の非晶質光電変換層を用いた太陽電池において15mA/cm 以上の短絡電流が実現されている。
【0003】
しかし、非晶質シリコン系材料では、Stebler−Wronskey効果と呼ばれるように、光電変換特性が長期間の光照射によって低下するなどの問題を抱えており、さらにその有効感度波長領域が800nm程度までである。したがって、非晶質シリコン系材料を用いた光電変換装置においては、その信頼性や高性能化には限界が見られ、基板選択の自由度や低コストプロセスを利用し得るという本来の利点が十分には生かされていない。
【0004】
これに対して、近年では、たとえば多結晶シリコンや微結晶シリコンのような結晶質シリコンを含む薄膜を利用した光電変換装置の開発が精力的に行なわれている。これらの開発は、安価な基板上に低温プロセスで良質の結晶質シリコン薄膜を形成することによって光電変換装置の低コスト化と高性能化を両立させるという試みであり、太陽電池だけでなく光センサ等のさまざまな光電変換装置への応用が期待されている。
【0005】
これらの結晶質シリコン薄膜の形成方法としては、たとえばCVD法やスパッタリング法にて基板上に直接堆積させるか、同様のプロセスで一旦非晶質膜を堆積させた後に熱アニールやレーザアニールを行なうことによって結晶化を図るなどの方法があるが、いずれにしても前述のような安価な基板を用いるためには550℃以下のプロセスで行なう必要がある。
【0006】
そのようなプロセスの中でも、プラズマCVD法によって直接結晶質シリコン薄膜を堆積させる手法は、プロセスの低温化や薄膜の大面積化が最も容易であり、しかも比較的簡便なプロセスで高品質な膜が得られるものと期待されている。このような手法で多結晶シリコン薄膜を得る場合、結晶質を含む高品質シリコン薄膜を何らかのプロセスで一旦基板上に形成した後に、これをシード層または結晶化制御層としてその上に成膜をすることによって、比較的低温でも良質の多結晶シリコン薄膜が形成され得る。
【0007】
一方、水素でシラン系原料ガスを10倍以上希釈しかつプラズマ反応室内圧力を10mTorr〜1Torrの範囲内に設定してプラズマCVD法で成膜することによって、微結晶シリコン薄膜が得られることはよく知られており、この場合には200℃前後の温度でもシリコン薄膜が容易に微結晶化され得る。たとえば、微結晶シリコンのpin接合からなる光電変換ユニットを含む光電変換装置がAppl, Phys, Lett., Vol 65, 1994, p.860に記載されている。この光電変換ユニットは、簡便にプラズマCVD法で順次積層されたp型半導体層、光電変換層たるi型半導体層およびn型半導体層からなり、これらの半導体層のすべてが微結晶シリコンであることを特徴としている。ところが、高品質の結晶質シリコン膜、さらには高性能のシリコン系薄膜光電変換装置を得るためには、従来の製法や条件の下ではその成膜速度が厚さ方向で0.6μm/hrに満たないほど遅く、非晶質シリコン膜の場合と同程度かもしくはそれ以下でしかない。
【0008】
他方、低温プラズマCVD法で比較的高い5Torrの圧力条件の下でシリコン膜を形成した例が、特開平4−137725に記載されている。しかし、この事例はガラス等の基板上に直接シリコン薄膜を堆積させたものであり、特開平4−137725に開示された発明に対する比較例であって、その膜の品質は低くて光電変換装置へ応用できるものではない。
【0009】
また、一般にプラズマCVD法の圧力条件を高くすれば、プラズマ反応室内にパウダー状の生成物やダストなどが大量に発生する。その場合、堆積中の膜表面にそれらのダスト等が飛来して堆積膜中に取り込まれる危険性が高く、膜中のピンホールの発生原因となる。そして、そのような膜質の劣化を低減するためには、反応室内のクリーニングを頻繁に行なわなければならなくなる。特に、550℃以下のような低温条件で成膜する場合には、反応室圧力を高くした場合のこれらの問題が顕著となる。しかも、太陽電池のような光電変換装置の製造においては、大面積の薄膜を堆積させる必要があるので、製品歩留りの低下や成膜装置維持管理ための労力およびコストの増大という問題を招く。
【0010】
したがって、薄膜光電変換装置をプラズマCVD法を用いて製造する場合には、上述のように従来から通常は1Torr以下の圧力条件が用いられている。
【0011】
【発明が解決しようとする課題】
前述のような結晶質シリコン系薄膜光電変換層を含む光電変換装置においては、以下のような問題がある。すなわち、多結晶シリコンであろうと部分的に非晶質相を含む微結晶シリコンであろうと、太陽電池の光電変換層として用いる場合には、結晶質シリコンの吸収係数を考えれば、太陽光を十分に吸収させるためには少なくとも数μmから数十μmもの膜厚が要求される。これは、非晶質シリコン光電変換層の場合に比べれば1桁弱から2桁も厚いことになる。
【0012】
しかるに、これまでの技術によれば、プラズマCVD法によって低温で良質の結晶質シリコン系薄膜を得るためには、温度,反応室内圧力,高周波パワー,ならびにガス流量比というような種々の成膜条件パラメータを検討しても、その成膜速度は非晶質シリコン膜の場合と同程度もしくはそれ以下であって、たとえば0.6μm/hr程度にしかならなかった。この問題を言い換えれば、結晶質シリコン薄膜光電変換層は非晶質シリコン光電変換層の何倍から何10倍もの成膜時間を要することになり、光電変換装置の製造工程のスループットの向上が困難となって低コスト化の妨げとなる。
【0013】
上述のような従来技術の課題に鑑み、本発明の目的は、低温プラズマCVD法で形成する結晶質シリコン系光電変換層の成膜速度を高めて製造工程のスループットを向上させ、かつ光電変換装置の性能を改善させることにある。
【0014】
【課題を解決するための手段】
本発明によるシリコン系薄膜光電変換装置の製造方法においては、その光電変換装置が基板上に形成された少なくとも1つの光電変換ユニットを含み、この光電変換ユニットはプラズマCVD法によって順次積層された1導電型半導体層と、結晶質シリコン系薄膜光電変換層と、逆導電型半導体層とを含むものであり、その光電変換層をプラズマCVD法で堆積する条件として:プラズマ反応室内において第1の電極上に基板が配置され;その基板に対向して第2の電極が配置され;第2電極は中空であって基板に対向する面に複数のガス吹出し開口を有し、光電変換層を堆積するための反応ガスの少なくとも一部はそれらのガス吹出し開口を通してプラズマ反応室内に導入され;第1と第2の電極間の距離が1.5cm以内に設定され;プラズマ反応室内の圧力が5Toor以上に設定され;反応ガスは主成分としてシラン系ガスと水素ガスを含み、反応室内に導入される全反応ガスに含まれるシラン系ガスに対する水素ガスの流量比が100倍以上であり;プラズマ放電電力密度が100mW/cm 以上に設定され;光電変換層の堆積速度が1μm/h以上であり、そして、第2電極から導入された反応ガスが第1電極と第2電極との間で流れる下流側に進むにつれて、第2電極の所定の単位面積あたりから吹出される反応ガスにおける水素に対するシラン系ガスの比率が増大させられることを特徴としている。
【0015】
【発明の実施の形態】
図1は、本発明の1つの実施の形態により製造されるシリコン系薄膜光電変換装置を模式的な斜視図で図解している。この光電変換装置の基板101にはステンレス等の金属、有機フィルム、または低融点の安価なガラス等が用いられ得る。
【0016】
基板101上の裏面電極110は、下記の薄膜(A)と(B)のうちの1以上を含み、たとえば蒸着法やスパッタリング法によって形成され得る。
(A) Ti,Cr,Al,Ag,Au,CuおよびPtから選択された少なくとも1以上の金属またはこれらの合金からなる層を含む金属薄膜。
(B) ITO,SnO およびZnOから選択された少なくとも1以上の酸化物からなる層を含む透明導電性薄膜。
【0017】
裏面電極110上には光電変換ユニット111の内の1導電型半導体層104がプラズマCVD法にて堆積される。この1導電型半導体層104としては、たとえば導電型決定不純物原子であるリンが0.01原子%以上ドープされたn型シリコン層、またはボロンが0.01原子%以上ドープされたp型シリコン層などが用いられ得る。しかし、1導電型半導体層104に関するこれらの条件は限定的なものではなく、不純物原子としてはたとえばp型シリコン層においてはアルミニウム等でもよく、またシリコンカーバイドやシリコンゲルマニウムなどの合金材料を用いてもよい。1導電型シリコン系薄膜104は、多結晶,微結晶,または非晶質のいずれでもよく、その膜厚は1〜100nmの範囲内に設定され、より好ましくは2〜30nmの範囲内に設定される。
【0018】
結晶質を含むシリコン系薄膜の光電変換層105としては、ノンドープのi型多結晶シリコン薄膜や体積結晶化分率80%以上のi型微結晶シリコン薄膜、または微量の不純物を含む弱p型もしくは弱n型で光電変換効率を十分に備えているシリコン系薄膜材料が使用され得る。また、光電変換層105はこれらの材料に限定されず、シリコンカーバイドやシリコンゲルマニウム等の合金材料を用いてもよい。光電変換層105の膜厚は0.5〜10μmの範囲内にあり、結晶質シリコン薄膜光電変換層として必要かつ十分な膜厚を有している。
【0019】
結晶質シリコン系光電変換層105の成膜は、通常に広く用いられている平行平板電極型プラズマCVD法で行なわれ、周波数が150MHz以下でRF帯からVHF帯までの高周波電源が用いられ得る。なお、これらのプラズマCVD法における結晶質シリコン系光電変換層105の成膜温度は、上述した安価な基板が使用され得る550℃以下である。
【0020】
結晶質シリコン系薄膜光電変換層105の堆積時において、プラズマCVD反応室内で基板を設置している電極とその基板に対向する電極との距離が1.5cm以内に設定され、反応室内圧力が5Torr以上に設定される。また、そのときの高周波パワー密度は100mW/cm 以上であることが好ましい。さらに、反応室内に導入されるガスの主成分としてシラン系ガスと水素ガスを含み、かつシラン系ガスに対する水素ガスの流量比は50倍以上にされることが好ましく、100倍以上にされることがさらに好ましい。シラン系ガスとしてはモノシラン,ジシラン等が好ましいが、これらに加えて四フッ化ケイ素,四塩化ケイ素,ジクロルシラン等のハロゲン化ケイ素ガスを用いてもよい。また、これらに加えて希ガス等の不活性ガス、好ましくはヘリウム,ネオン,アルゴン等を用いもよい。以上のような結晶質シリコン系光電変換層105の形成条件において、その成膜速度が1μm/時以上にされ得る。
【0021】
この結晶質シリコン系薄膜光電変換層105に含まれる結晶粒の多くは、下地層104から上方に柱状に延びて成長している。これらの多くの結晶粒は膜面に平行に(110)の優先結晶配向面を有し、そのX線回折で求めた(220)回折ピークに対する(111)回折ピークの強度比は1/5以下であることが好ましく、1/10以下であることがより好ましい。なお、下地層である1導電型層104の表面形状が実質的に平面である場合でも、光電変換層105の形成後のその表面にはその膜厚よりも約1桁ほど小さい間隔の微細な凹凸を有する表面テクスチャ構造が形成される。また、得られる結晶質シリコン系薄膜105は、2次イオン質量分析法により求められる水素含有量が0.1原子%以上で20原子%以下の範囲内にあることが好ましい。
【0022】
本発明における結晶質シリコン系薄膜光電変換層105の形成方法では、従来の1Torr以下の圧力条件に比べて高圧力が用いられるので、膜中のイオンダメージが極力低減できる。したがって、成膜速度を速めるために高周波パワーを高くしたりガス流量を増加させても、堆積膜表面でのイオンダメージが少なくて、良質の膜が高速度で形成され得る。また、高圧力条件で成膜を行なえば反応室内のパウダー生成による汚染が懸念されるが、原料ガスが水素のような高熱伝導性ガスで大量に希釈されているので、このような問題も起こりにくい。
【0023】
さらに、以下のような理由により、本発明では、従来法の場合に比べて高品質の結晶質シリコン系薄膜105が得られる。まず、成膜速度が速いので、反応室内に残留している酸素や窒素等の不純物原子が膜中に取り込まれる割合が減少する。また、膜成長初期における結晶核生成時間が短いために相対的に核発生密度が減少し、大粒径で強く結晶配向した結晶粒が形成されやすくなる。さらに、高圧力で成膜すれば、結晶粒界や粒内の欠陥が水素でパッシベーションされやすく、それらの欠陥密度も減少する。
【0024】
図2において、上述のような結晶質シリコン系薄膜光電変換層105を形成するために好ましく用いられ得るプラズマCVD装置の一例が、模式的な断面図で図解されている。このプラズマCVD装置においては、反応室221内にプラズマ228を生じさせるために、下方の放電電極222と上方の電極223が設けられている。これらの互いに上下に対向する2つの電極222,223は少なくとも一方が上下方向、水平方向および/または傾斜方向に可動であり、相互の間隔を1.5cm以下に縮小することができるとともに1.5cm以上に拡大することもできる。
【0025】
基板101はバルブ(図示せず)を備えた出入口225を介して反応室221内に導入され、上方の電極223上に装着され得る。このとき、電極223へ基板を装着することを容易にするために、両電極222,223の間隔が1.5cm以上に拡大される。下方の電極222は反応ガス226を導くように中空にされており、その上面は複数のガス吹出し開口を有している。上方の電極223上に基板101が装着されれば、両電極222,223の間隔が1.5cm以下に縮小される。反応室221の内部は、排気流路227を介して真空引きされるとともに、下方電極222の複数のガス吹出し開口から反応ガスが供給され、それによって所定の圧力に保持され得る。
【0026】
ところで、非晶質シリコン膜の形成に用いられる従来の成膜方法では、放電電極間の距離が比較的大きくて電極面積も小さかったので、ガス吹出し電極の中央部から吹出されるガスと周辺部から吹出されるガスとの組成比が同じであっても、得られる非晶質シリコン膜において場所的にその特性の不均一性が生じることはなかった。しかし、高品質の結晶質シリコン膜を形成するためには、前述のように放電電極間距離が狭くされ、また成膜速度が速いのでシラン系ガスとその100倍以上の水素を含む反応ガスの全流量が非常に大きいので、ガス吹出し電極から導入された反応ガスの流れとプラズマ反応によるガスの消費との関係が問題になってくる。特に、基板サイズが10cmを超えれば、反応ガスの流れとその消費との関係が結晶質シリコン膜の特性の場所的な不均一性に与える影響が無視できなくなる。
【0027】
より具体的には、結晶質シリコン膜が堆積される間、反応ガスの流れの中でシラン系ガスはその膜の原料ガスとして消費されていく。しかし、反応ガス中の水素はその膜中に取込まれたとしても少量であってほとんど消費されないので、放電電極間から反応室外へ排気されることになる。したがって、ガス吹出し電極から導入された反応ガスがその電極の中央部から周辺部に向かう方向の流れる場合、そのガス流の下流側である電極周辺部では、反応ガスに含まれる水素の比率が高くなる。また、電極の中央部から吹出された水素は電極周辺部に至るまでにプラズマに長く晒されるのでラジカルなどの活性種になっている割合が高くなり、電極周辺部では反応しやすい水素の比率がさらに上がることになる。そして、このような状況の下では、形成された結晶質シリコン膜の中央部と周辺部とにおいて大きな特性差を生じ、基板面積が大きいほどその特性差が顕著になる。
【0028】
したがって、本発明ではこのような問題を防止するために、ガス吹出し電極から導入された反応ガスが放電電極間で流れる下流側に進むにつれて、ガス吹出し電極の所定の単位面積あたりに導入される反応ガスにおける水素に対するシラン系ガスの比率が増大させられる。こうすることによって、基板上で実際に反応に関与するシラン系ガスと水素との比率が反応ガス流の上流と下流にかかわらず一定に保たれ、場所的に特性の変動がなくて均質で高品質の結晶質シリコン膜が形成され得る。
【0029】
このように実際に反応に関与するシラン系ガスと水素との比率を調整する方法の具体例としては、ガス吹出し電極の複数の開口のうち、反応ガスの上流側に配置された開口に比べて下流側に配置された開口から吹出される反応ガスにおけるシラン系ガスの比率を高めればよい。
【0030】
また、ガス吹出し電極においてシラン系ガスと水素ガスとを一定の比率で含む反応ガスを吹出す複数の開口をほぼ均一な密度で設け、さらに、その一定比率より高い比率でシラン系ガスを含む反応ガスを吹出す複数の開口を反応ガスの上流側より下流側に多く設けてもよい。
【0031】
図3において、放電電極対の中央部から周辺部の方向に反応ガスが流れるCVD法の場合に用いられ得るガス吹出し電極の一例の一部が、模式的な平面図で示されている。このガス吹出し電極310においては、白丸印で表わされた第1種類の複数の開口311がほぼ均一な密度で配置され、黒丸印で表わされた第2種類の複数の開口312は電極310の中央部近くに比べて周辺部近くにおいて多く設けられている。すなわち、第1種類の開口311はシラン系ガスと水素ガスとを一定の比率で含む反応ガスを吹出し、第2種類の開口312はその一定比率より高い比率でシラン系ガスを含む反応ガスを吹出すために用いられる。
【0032】
図4においては、放電電極対の一方端縁側から他方端縁側の方向に反応ガスが流れるCVD装置の一例が模式的な断面図で示されている。このようなCVD装置では、反応室400内において、ヒータを含む基板保持電極420上に基板101が装着される。基板保持電極420に対向して、ガス吹出し電極410が配置されている。ガス吹出し電極410からは、矢印411によって表わされているように、反応ガスが導入される。これと同時に、反応室400内には矢印430で表わされているように、水素ガスまたはそれに加えてシラン系ガスを含む反応ガスが右側から導入される。反応室400内のガス圧は、矢印440で表わされているように排気ポンプ(図示せず)によって左側に排気することによって所定の値に維持される。すなわち、ガス吹出し電極410から導入された反応ガス411と反応室400の右側から導入された水素または反応ガスとのいずれもが電極対の右端縁側から左端縁側に向かう方向に流れる。
【0033】
したがって、このような場合には、ガス吹出し電極410において、右端縁側に近い開口に比べて左端縁側に近い開口から吹出される反応ガスにおけるシラン系ガスの比率を高めればよい。またはこの代わりに、ガス吹出し電極410においてシラン系ガスと水素ガスとを一定の比率で含む反応ガスを吹出す複数の開口をほぼ均一な密度で設け、さらに、その一定比率より高い比率でシラン系ガスを含む反応ガスを吹出す複数の開口をガス吹出し電極410の右端縁側に近い領域に比べて左端縁側に近い領域に多く設けてもよい。
【0034】
光電変換層105上には、その下地層104とは逆タイプの導電型半導体層106としてのシリコン系薄膜がプラズマCVD法によって堆積される。この逆導電型シリコン系薄膜106としては、たとえば導電型決定不純物原子であるボロンが0.01原子%以上ドープされたp型シリコン薄膜、またはリンが0.01原子%以上ドープされたn型シリコン薄膜などが用いられ得る。しかし、逆導電型半導体層106についてのこれらの条件は限定的なものではなく、不純物原子としてはたとえばp型シリコンにおいてはアルミニウム等でもよく、またシリコンカーバイドやシリコンゲルマニウム等の合金材料の膜を用いてもよい。この逆導電型シリコン系薄膜106は、多結晶,微結晶,または非晶質のいずれでもよく、その膜厚は3〜100nmの範囲内に設定され、より好ましくは5〜50nmの範囲内に設定される。
【0035】
光電変換ユニット111上には、ITO,SnO ,ZnO等から選択された少なくとも1以上の層からなる透明導電性酸化膜107が形成され、さらにこの上にグリッド電極としてAl,Ag,Au,Cu,Pt等から選択された少なくとも1以上の金属またはこれらの合金の層を含む櫛形状の金属電極108がスパッタリング法または蒸着法によって形成され、これによって図1に示されているような光電変換装置が完成する。
【0036】
なお、図1は本発明による製造方法とプラズマCVD装置が適用され得るシリコン系薄膜光電変換装置の1つを例示しているだけであって、本発明は、図1に示されているような結晶質光電変換層を含む少なくとも1つの結晶系薄膜光電変換ユニットに加えて、周知の方法で形成される非晶質光電変換層を含む少なくとももう1つの非晶質系薄膜光電変換ユニットをも含むタンデム型光電変換装置にも適用し得ることは言うまでもない。
【0037】
以上述べたシリコン系薄膜光電変換装置の一連の製造工程のうちで、スループットを向上させる上で従来から最も大きな課題であったのは、大きな膜厚を必要とする結晶質光電変換層105の製造工程であったことは言うまでもない。しかしながら、本発明によれば、その結晶質光電変換層の成膜速度が大幅に向上し、しかも、より良質の膜が得られることから、シリコン系薄膜光電変換装置の高性能化と低コスト化に大きく貢献することができる。
【0038】
【発明の効果】
以上のように、本発明によれば、安価な基板上に結晶質を含むシリコン系薄膜光電変換層をプラズマCVD法によって低温で形成する際に従来技術に比べて成膜速度を大幅に向上させることができ、しかも良好な膜質が得られるので、シリコン系薄膜光電変換装置の高性能化と低コスト化の両方に大きく貢献することができる。
【図面の簡単な説明】
【図1】本発明の実施の形態による製法によって得られる結晶質シリコン系薄膜光電変換装置の一例を示す模式的な斜視図である。
【図2】本発明の実施の形態による製法において用いられ得るプラズマCVD装置を示す模式的な断面図である。
【図3】本発明の実施の形態による製法において用いられ得るガス吹出し電極の一例の一部を模式的に示す平面図である。
【図4】本発明の実施の形態による製法において用いられ得るCVD装置の一部を示す模式的な断面図である。
【符号の説明】
101:ガラス等の基板
102:Ag等の膜
103:ZnO等の膜
104:たとえばn型の第1導電型微結晶シリコン層
105:結晶質シリコン系光電変換層
106:たとえばp型の逆導電型多結晶シリコン層
107:ITO等の透明導電膜
108:Ag等の櫛形電極
109:照射光
110:裏面電極
111:結晶質シリコン系光電変換ユニット
221:プラズマ反応室
222:反応ガス吹出し電極
223:基板装着用電極
225:基板出入口
226:反応ガス
228:プラズマ
227:排気
310:ガス吹出し電極
311:シラン系ガスと水素とを一定比率で含む反応ガスを吹出す開口
312:開口311に比べてシラン系ガスを多く含む反応ガスを吹出す開口
400:プラズマ反応室
410:ガス吹出し電極
411:反応ガス
420:基板保持電極
430:水素ガスまたは反応ガス
440:排気
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a method for manufacturing a thin-film photoelectric conversion device, and more particularly, to a cost reduction and performance improvement of a silicon-based thin-film photoelectric conversion device. Note that in this specification, the terms “crystalline” and “microcrystal” also mean those partially including an amorphous state.
[0002]
[Prior art]
A typical example of the thin film photoelectric conversion device is an amorphous silicon-based solar cell. Since an amorphous photoelectric conversion material is usually formed by a plasma CVD method at a low film formation temperature of about 200 ° C., glass, It can be formed on inexpensive substrates such as stainless steel and organic films, and is expected as a leading material for low-cost photoelectric conversion devices. Further, since amorphous silicon has a large absorption coefficient in the visible light region, a short-circuit current of 15 mA / cm 2 or more is realized in a solar cell using an amorphous photoelectric conversion layer having a small thickness of 500 nm or less. I have.
[0003]
However, amorphous silicon-based materials have a problem that the photoelectric conversion characteristics are deteriorated by long-term light irradiation, as called the Stebler-Wronskey effect, and the effective sensitivity wavelength region is up to about 800 nm. is there. Therefore, in a photoelectric conversion device using an amorphous silicon-based material, its reliability and high performance are limited, and the original advantages that the flexibility of substrate selection and the use of a low-cost process are sufficient. Has not been utilized.
[0004]
On the other hand, in recent years, photoelectric conversion devices using a thin film containing crystalline silicon such as polycrystalline silicon or microcrystalline silicon have been energetically developed. These developments attempt to achieve both low-cost and high-performance photoelectric conversion devices by forming high-quality crystalline silicon thin films on low-cost processes on inexpensive substrates. It is expected to be applied to various photoelectric conversion devices.
[0005]
These crystalline silicon thin films can be formed, for example, by directly depositing them on a substrate by a CVD method or a sputtering method, or by performing thermal annealing or laser annealing after depositing an amorphous film once by a similar process. In any case, in order to use an inexpensive substrate as described above, it is necessary to perform the process at 550 ° C. or lower.
[0006]
Among such processes, the method of directly depositing a crystalline silicon thin film by the plasma CVD method is the easiest to lower the temperature of the process and increase the area of the thin film, and a high-quality film can be obtained by a relatively simple process. It is expected to be obtained. When a polycrystalline silicon thin film is obtained by such a method, a high-quality silicon thin film containing a crystalline material is once formed on a substrate by some process, and then formed as a seed layer or a crystallization control layer on the substrate. Thereby, a high-quality polycrystalline silicon thin film can be formed even at a relatively low temperature.
[0007]
On the other hand, a microcrystalline silicon thin film is often obtained by diluting a silane-based source gas with hydrogen by a factor of 10 or more and setting the plasma reaction chamber pressure in a range of 10 mTorr to 1 Torr by plasma CVD. It is known that in this case, a silicon thin film can be easily microcrystallized even at a temperature of about 200 ° C. For example, a photoelectric conversion device including a photoelectric conversion unit including a pin junction of microcrystalline silicon is disclosed in Appl, Phys, Lett. Vol 65, 1994, p. 860. This photoelectric conversion unit is composed of a p-type semiconductor layer, an i-type semiconductor layer and an n-type semiconductor layer, which are simply stacked sequentially by a plasma CVD method, and all of these semiconductor layers are microcrystalline silicon. It is characterized by. However, in order to obtain a high-quality crystalline silicon film and a high-performance silicon-based thin-film photoelectric conversion device, the film forming rate is set to 0.6 μm / hr in the thickness direction under the conventional manufacturing method and conditions. It is slower than this, and it is only as low as or less than that of the amorphous silicon film.
[0008]
On the other hand, an example in which a silicon film is formed under a relatively high pressure of 5 Torr by a low-temperature plasma CVD method is described in JP-A-4-137725. However, in this case, a silicon thin film is directly deposited on a substrate such as glass, and this is a comparative example with respect to the invention disclosed in JP-A-4-137725. It is not applicable.
[0009]
In general, when the pressure condition of the plasma CVD method is increased, a large amount of powdery products and dust are generated in the plasma reaction chamber. In that case, there is a high risk that the dust or the like will fly to the surface of the film being deposited and be taken into the deposited film, which may cause pinholes in the film. In order to reduce such deterioration of the film quality, the inside of the reaction chamber must be frequently cleaned. In particular, when the film is formed under a low temperature condition such as 550 ° C. or lower, these problems when the pressure in the reaction chamber is increased become remarkable. Moreover, in the manufacture of a photoelectric conversion device such as a solar cell, it is necessary to deposit a large-area thin film, which causes problems such as a reduction in product yield and an increase in labor and cost for maintaining and managing the film formation device.
[0010]
Therefore, when a thin film photoelectric conversion device is manufactured by using the plasma CVD method, a pressure condition of 1 Torr or less has been conventionally conventionally used as described above.
[0011]
[Problems to be solved by the invention]
The photoelectric conversion device including the crystalline silicon-based thin film photoelectric conversion layer as described above has the following problems. That is, regardless of whether it is polycrystalline silicon or microcrystalline silicon partially containing an amorphous phase, when used as a photoelectric conversion layer of a solar cell, sunlight is sufficiently absorbed in consideration of the absorption coefficient of crystalline silicon. In order to absorb light, a film thickness of at least several μm to several tens μm is required. This means that the thickness is slightly less than one digit to two digits thicker than the case of the amorphous silicon photoelectric conversion layer.
[0012]
However, according to the conventional techniques, in order to obtain a high-quality crystalline silicon-based thin film at a low temperature by a plasma CVD method, various film forming conditions such as temperature, pressure in a reaction chamber, high-frequency power, and gas flow rate are required. Even when the parameters were examined, the film formation rate was about the same as or less than that of the amorphous silicon film, for example, only about 0.6 μm / hr. In other words, the crystalline silicon thin film photoelectric conversion layer requires several times to tens of times the film formation time of the amorphous silicon photoelectric conversion layer, and it is difficult to improve the throughput of the photoelectric conversion device manufacturing process. This hinders cost reduction.
[0013]
In view of the above-mentioned problems in the prior art, an object of the present invention is to increase the film formation rate of a crystalline silicon-based photoelectric conversion layer formed by a low-temperature plasma CVD method, thereby improving the throughput of a manufacturing process, and It is to improve the performance of.
[0014]
[Means for Solving the Problems]
In a method for manufacturing a silicon-based thin-film photoelectric conversion device according to the present invention, the photoelectric conversion device includes at least one photoelectric conversion unit formed on a substrate, and the photoelectric conversion unit includes one conductive film sequentially stacked by a plasma CVD method. A semiconductor layer, a crystalline silicon-based thin film photoelectric conversion layer, and a semiconductor layer of the opposite conductivity type, and the photoelectric conversion layer is deposited by a plasma CVD method on the first electrode in a plasma reaction chamber. A second electrode is disposed opposite to the substrate; the second electrode is hollow and has a plurality of gas blowing openings on a surface facing the substrate to deposit a photoelectric conversion layer; At least some of the reaction gases are introduced into the plasma reaction chamber through their gas outlets; the distance between the first and second electrodes is set to within 1.5 cm; The pressure in the Zuma reaction chamber is set to 5 Toor or more; the reaction gas contains silane-based gas and hydrogen gas as main components, and the flow rate ratio of hydrogen gas to silane-based gas contained in all reaction gases introduced into the reaction chamber is 100. Plasma discharge power density is set to 100 mW / cm 2 or more; the deposition rate of the photoelectric conversion layer is 1 μm / h or more; and the reaction gas introduced from the second electrode is It is characterized in that the ratio of the silane-based gas to hydrogen in the reaction gas blown from a predetermined unit area of the second electrode is increased toward the downstream side flowing between the two electrodes.
[0015]
BEST MODE FOR CARRYING OUT THE INVENTION
FIG. 1 is a schematic perspective view illustrating a silicon-based thin-film photoelectric conversion device manufactured according to an embodiment of the present invention. A metal such as stainless steel, an organic film, a low-melting-point inexpensive glass, or the like can be used for the substrate 101 of the photoelectric conversion device.
[0016]
The back electrode 110 on the substrate 101 includes one or more of the following thin films (A) and (B), and can be formed by, for example, an evaporation method or a sputtering method.
(A) A metal thin film including a layer made of at least one metal selected from Ti, Cr, Al, Ag, Au, Cu and Pt or an alloy thereof.
(B) A transparent conductive thin film including a layer made of at least one oxide selected from ITO, SnO 2 and ZnO.
[0017]
One conductivity type semiconductor layer 104 in photoelectric conversion unit 111 is deposited on back electrode 110 by a plasma CVD method. The one conductivity type semiconductor layer 104 is, for example, an n-type silicon layer doped with 0.01% by atom or more of phosphorus which is a conductivity type determining impurity atom, or a p-type silicon layer doped with 0.01% by atom or more of boron Etc. can be used. However, these conditions for the one conductivity type semiconductor layer 104 are not limited. For example, the impurity atoms may be aluminum or the like in a p-type silicon layer, or may be an alloy material such as silicon carbide or silicon germanium. Good. The one-conductivity-type silicon-based thin film 104 may be polycrystalline, microcrystalline, or amorphous, and its thickness is set in the range of 1 to 100 nm, more preferably in the range of 2 to 30 nm. You.
[0018]
As the photoelectric conversion layer 105 of a crystalline silicon-based thin film, a non-doped i-type polycrystalline silicon thin film, an i-type microcrystalline silicon thin film having a volume crystallization fraction of 80% or more, or a weak p-type or A silicon-based thin film material that is weak n-type and has sufficient photoelectric conversion efficiency can be used. The material of the photoelectric conversion layer 105 is not limited to these materials, and an alloy material such as silicon carbide or silicon germanium may be used. The thickness of the photoelectric conversion layer 105 is in the range of 0.5 to 10 μm, and has a necessary and sufficient thickness as a crystalline silicon thin film photoelectric conversion layer.
[0019]
The film formation of the crystalline silicon-based photoelectric conversion layer 105 is performed by a parallel plate electrode type plasma CVD method widely used in general, and a high frequency power supply having a frequency of 150 MHz or less and an RF band to a VHF band can be used. Note that the film formation temperature of the crystalline silicon-based photoelectric conversion layer 105 in these plasma CVD methods is 550 ° C. or lower at which the above-described inexpensive substrate can be used.
[0020]
At the time of deposition of the crystalline silicon-based thin film photoelectric conversion layer 105, the distance between the electrode on which the substrate is placed and the electrode facing the substrate in the plasma CVD reaction chamber is set within 1.5 cm, and the pressure in the reaction chamber is 5 Torr. This is set as above. Further, the high frequency power density at that time is preferably 100 mW / cm 2 or more. Further, the gas introduced into the reaction chamber contains a silane-based gas and a hydrogen gas as main components, and the flow rate ratio of the hydrogen gas to the silane-based gas is preferably 50 times or more, more preferably 100 times or more. Is more preferred. As the silane-based gas, monosilane, disilane and the like are preferable, and in addition, silicon halide gas such as silicon tetrafluoride, silicon tetrachloride and dichlorosilane may be used. In addition, an inert gas such as a rare gas, preferably helium, neon, or argon may be used. Under the conditions for forming the crystalline silicon-based photoelectric conversion layer 105 as described above, the film formation rate can be set to 1 μm / hour or more.
[0021]
Most of the crystal grains contained in the crystalline silicon-based thin-film photoelectric conversion layer 105 extend upward from the base layer 104 in a columnar shape and grow. Many of these crystal grains have a preferential crystal orientation plane of (110) parallel to the film plane, and the intensity ratio of the (111) diffraction peak to the (220) diffraction peak determined by X-ray diffraction is 1/5 or less. And more preferably 1/10 or less. Note that even when the surface shape of the one-conductivity-type layer 104, which is the underlayer, is substantially flat, the surface after the formation of the photoelectric conversion layer 105 has minute gaps of about one digit smaller than the film thickness. A surface texture structure having irregularities is formed. Further, the obtained crystalline silicon-based thin film 105 preferably has a hydrogen content determined by secondary ion mass spectrometry in the range of 0.1 atomic% or more and 20 atomic% or less.
[0022]
In the method of forming the crystalline silicon-based thin film photoelectric conversion layer 105 according to the present invention, a high pressure is used as compared with the conventional pressure condition of 1 Torr or less, so that ion damage in the film can be reduced as much as possible. Therefore, even if the high-frequency power is increased or the gas flow rate is increased in order to increase the deposition rate, ion damage on the surface of the deposited film is small, and a high-quality film can be formed at a high speed. Also, if film formation is performed under high pressure conditions, there is a concern that contamination due to powder generation in the reaction chamber may occur.However, such a problem also occurs because the source gas is diluted in large quantities with a high heat conductive gas such as hydrogen. Hateful.
[0023]
Further, for the following reasons, in the present invention, a crystalline silicon-based thin film 105 having higher quality than that of the conventional method can be obtained. First, since the film formation rate is high, the rate at which impurity atoms such as oxygen and nitrogen remaining in the reaction chamber are taken into the film decreases. Further, since the crystal nucleus generation time in the early stage of film growth is short, the nucleus generation density is relatively reduced, and crystal grains having a large grain size and strong crystal orientation are easily formed. Further, when a film is formed at a high pressure, the crystal grain boundaries and defects in the grains are easily passivated by hydrogen, and the defect density thereof is reduced.
[0024]
In FIG. 2, an example of a plasma CVD apparatus that can be preferably used for forming the crystalline silicon-based thin film photoelectric conversion layer 105 as described above is illustrated in a schematic cross-sectional view. In this plasma CVD apparatus, a lower discharge electrode 222 and an upper electrode 223 are provided to generate plasma 228 in the reaction chamber 221. At least one of the two electrodes 222 and 223 vertically opposed to each other is movable in the vertical direction, the horizontal direction and / or the inclined direction, and the distance between the electrodes can be reduced to 1.5 cm or less and 1.5 cm. The above can be expanded.
[0025]
The substrate 101 can be introduced into the reaction chamber 221 via an inlet / outlet 225 provided with a valve (not shown), and can be mounted on the upper electrode 223. At this time, in order to make it easier to mount the substrate on the electrode 223, the interval between the two electrodes 222, 223 is enlarged to 1.5 cm or more. The lower electrode 222 is hollow so as to guide the reaction gas 226, and the upper surface thereof has a plurality of gas blowing openings. When the substrate 101 is mounted on the upper electrode 223, the distance between the electrodes 222 and 223 is reduced to 1.5 cm or less. The inside of the reaction chamber 221 is evacuated through the exhaust passage 227, and at the same time, a reaction gas is supplied from a plurality of gas blowing openings of the lower electrode 222, so that a predetermined pressure can be maintained.
[0026]
By the way, in the conventional film forming method used for forming the amorphous silicon film, the distance between the discharge electrodes was relatively large and the electrode area was small, so that the gas blown out from the central part of the gas blowing electrode and the peripheral part Even when the composition ratio with the gas blown out of the amorphous silicon film was the same, there was no locational nonuniformity in the properties of the resulting amorphous silicon film. However, in order to form a high-quality crystalline silicon film, the distance between the discharge electrodes is reduced as described above, and the deposition rate is high, so that the reaction gas containing a silane-based gas and hydrogen 100 times or more than that of the silane-based gas is used. Since the total flow rate is very large, the relationship between the flow of the reaction gas introduced from the gas blowing electrode and the consumption of the gas by the plasma reaction becomes a problem. In particular, if the substrate size exceeds 10 cm, the influence of the relationship between the flow of the reaction gas and its consumption on the spatial non-uniformity of the characteristics of the crystalline silicon film cannot be ignored.
[0027]
More specifically, while the crystalline silicon film is deposited, the silane-based gas is consumed as a source gas for the film in the flow of the reaction gas. However, even if the hydrogen in the reaction gas is taken into the film, it is small and hardly consumed, so that it is exhausted from between the discharge electrodes to the outside of the reaction chamber. Therefore, when the reaction gas introduced from the gas blowing electrode flows in the direction from the center to the periphery of the electrode, the ratio of hydrogen contained in the reaction gas is high at the electrode periphery downstream of the gas flow. Become. In addition, since the hydrogen blown out from the center of the electrode is exposed to the plasma for a long time before reaching the electrode periphery, the ratio of active species such as radicals becomes high, and the ratio of hydrogen that reacts easily in the electrode periphery becomes high. It will rise further. Under such a situation, a large characteristic difference occurs between the central portion and the peripheral portion of the formed crystalline silicon film, and the characteristic difference becomes more remarkable as the substrate area increases.
[0028]
Therefore, in the present invention, in order to prevent such a problem, as the reaction gas introduced from the gas blowing electrode proceeds to the downstream side flowing between the discharge electrodes, the reaction gas introduced per predetermined unit area of the gas blowing electrode is reduced. The ratio of the silane-based gas to hydrogen in the gas is increased. By doing so, the ratio of silane-based gas and hydrogen that actually participates in the reaction on the substrate is kept constant regardless of the upstream and downstream of the reaction gas flow, and there is no variation in the characteristics locally, and the ratio is uniform and high. A quality crystalline silicon film may be formed.
[0029]
As a specific example of the method of adjusting the ratio of the silane-based gas and the hydrogen that actually participate in the reaction as described above, of the plurality of openings of the gas blowing electrode, compared to the opening arranged on the upstream side of the reaction gas, What is necessary is just to increase the ratio of the silane-based gas in the reaction gas blown out from the opening arranged on the downstream side.
[0030]
In addition, a plurality of openings for blowing a reaction gas containing a silane-based gas and a hydrogen gas at a constant ratio at a gas discharge electrode are provided at a substantially uniform density, and a reaction containing a silane-based gas at a higher ratio than the fixed ratio is provided. A plurality of openings for blowing gas may be provided more downstream than upstream of the reaction gas.
[0031]
FIG. 3 is a schematic plan view showing a part of an example of a gas blowing electrode that can be used in the case of a CVD method in which a reaction gas flows from a central portion to a peripheral portion of a discharge electrode pair. In the gas blowing electrode 310, a plurality of openings 311 of the first type represented by white circles are arranged at a substantially uniform density, and a plurality of openings 312 of the second type represented by black circles are formed of the electrode 310. Are provided more near the periphery than near the center. That is, the first type opening 311 blows out a reaction gas containing a silane-based gas and a hydrogen gas at a fixed ratio, and the second type opening 312 blows a reaction gas containing a silane-based gas at a higher ratio than the fixed ratio. Used to get out.
[0032]
FIG. 4 is a schematic cross-sectional view illustrating an example of a CVD apparatus in which a reaction gas flows from one end side to the other end side of the discharge electrode pair. In such a CVD apparatus, the substrate 101 is mounted on the substrate holding electrode 420 including a heater in the reaction chamber 400. A gas blowing electrode 410 is arranged to face the substrate holding electrode 420. From the gas blowing electrode 410, a reaction gas is introduced as indicated by an arrow 411. At the same time, as indicated by an arrow 430, a reaction gas containing a hydrogen gas or a silane-based gas in addition thereto is introduced into the reaction chamber 400 from the right side. The gas pressure in the reaction chamber 400 is maintained at a predetermined value by exhausting to the left side by an exhaust pump (not shown) as indicated by an arrow 440. That is, both the reaction gas 411 introduced from the gas blowing electrode 410 and the hydrogen or the reaction gas introduced from the right side of the reaction chamber 400 flow in the direction from the right edge to the left edge of the electrode pair.
[0033]
Therefore, in such a case, in the gas blowing electrode 410, the ratio of the silane-based gas in the reaction gas blown out from the opening closer to the left edge side as compared with the opening closer to the right edge side may be increased. Alternatively, a plurality of openings for blowing out a reaction gas containing a silane-based gas and a hydrogen gas at a fixed ratio are provided at the gas blowing electrode 410 at a substantially uniform density, and the silane-based gas is supplied at a higher ratio than the fixed ratio. A plurality of openings for blowing out a reaction gas containing a gas may be provided in a region closer to the left edge of the gas blowing electrode 410 than in a region closer to the right edge.
[0034]
On the photoelectric conversion layer 105, a silicon-based thin film as a conductive semiconductor layer 106 of a type opposite to that of the base layer 104 is deposited by a plasma CVD method. The reverse conductivity type silicon-based thin film 106 is, for example, a p-type silicon thin film doped with boron, which is a conductivity type determining impurity atom, in an amount of 0.01 atomic% or more, or an n-type silicon film doped with phosphorus, in an amount of 0.01 atomic% or more. A thin film or the like can be used. However, these conditions for the opposite conductivity type semiconductor layer 106 are not limited. For example, aluminum may be used as impurity atoms in p-type silicon, or a film of an alloy material such as silicon carbide or silicon germanium may be used. You may. The reverse conductivity type silicon-based thin film 106 may be any of polycrystalline, microcrystalline, or amorphous, and its thickness is set in the range of 3 to 100 nm, more preferably in the range of 5 to 50 nm. Is done.
[0035]
On the photoelectric conversion unit 111, a transparent conductive oxide film 107 made of at least one layer selected from ITO, SnO 2 , ZnO or the like is formed, and further thereon Al, Ag, Au, Cu as a grid electrode. , Pt, and the like, a comb-shaped metal electrode 108 including a layer of at least one metal or an alloy thereof is formed by a sputtering method or a vapor deposition method, thereby forming a photoelectric conversion device as shown in FIG. Is completed.
[0036]
FIG. 1 illustrates only one of the silicon-based thin-film photoelectric conversion devices to which the manufacturing method and the plasma CVD device according to the present invention can be applied. In addition to at least one crystalline thin film photoelectric conversion unit including a crystalline photoelectric conversion layer, at least one other amorphous thin film photoelectric conversion unit including an amorphous photoelectric conversion layer formed by a known method is also included. Needless to say, the present invention can be applied to a tandem photoelectric conversion device.
[0037]
Among the series of manufacturing steps of the silicon-based thin-film photoelectric conversion device described above, the biggest problem in the past for improving the throughput is the manufacturing of the crystalline photoelectric conversion layer 105 requiring a large film thickness. Needless to say, it was a process. However, according to the present invention, the film formation rate of the crystalline photoelectric conversion layer is greatly improved, and a higher quality film can be obtained. Can greatly contribute to
[0038]
【The invention's effect】
As described above, according to the present invention, when a silicon-based thin film photoelectric conversion layer containing a crystalline material is formed on an inexpensive substrate at a low temperature by a plasma CVD method, the film formation speed is greatly improved as compared with the related art. And a good film quality can be obtained, which can greatly contribute to both high performance and low cost of the silicon-based thin film photoelectric conversion device.
[Brief description of the drawings]
FIG. 1 is a schematic perspective view showing an example of a crystalline silicon-based thin film photoelectric conversion device obtained by a manufacturing method according to an embodiment of the present invention.
FIG. 2 is a schematic sectional view showing a plasma CVD apparatus that can be used in the manufacturing method according to the embodiment of the present invention.
FIG. 3 is a plan view schematically showing a part of an example of a gas blowing electrode that can be used in the manufacturing method according to the embodiment of the present invention.
FIG. 4 is a schematic cross-sectional view showing a part of a CVD apparatus that can be used in the manufacturing method according to the embodiment of the present invention.
[Explanation of symbols]
101: a substrate made of glass or the like 102: a film made of Ag or the like 103: a film made of ZnO or the like 104: an n-type microcrystalline silicon layer of the first conductivity type 105: a crystalline silicon-based photoelectric conversion layer 106: a p-type opposite conductivity type, for example Polycrystalline silicon layer 107: Transparent conductive film 108 of ITO or the like: Comb electrode 109 of Ag or the like 109: Irradiation light 110: Backside electrode 111: Crystalline silicon-based photoelectric conversion unit 221: Plasma reaction chamber 222: Reaction gas blowing electrode 223: Substrate Mounting electrode 225: Substrate entrance / exit 226: Reactive gas 228: Plasma 227: Exhaust 310: Gas blowing electrode 311: Opening 312 for blowing out a reactive gas containing silane-based gas and hydrogen at a fixed ratio 312: Silane-based compared to opening 311 Opening 400 for blowing out a reaction gas containing a large amount of gas: plasma reaction chamber 410: gas blowing electrode 411: reaction gas 420: base Holding electrode 430: a hydrogen gas or a reactive gas 440: exhaust

Claims (6)

シリコン系薄膜光電変換装置の製造方法であって、
前記光電変換装置は基板上に形成された少なくとも1つの光電変換ユニットを含み、この光電変換ユニットはプラズマCVD法によって順次積層された1導電型半導体層と、結晶質シリコン系薄膜光電変換層と、逆導電型半導体層とを含むものであり、
前記光電変換層を前記プラズマCVD法で堆積する条件として、
プラズマ反応室内において第1の電極上に前記基板が配置され、
前記基板に対向して第2の電極が配置され、
前記第2電極は中空であって前記基板に対向する面に複数のガス吹出し開口を有し、前記光電変換層を堆積するための反応ガスの少なくとも一部は前記ガス吹出し開口を通して前記プラズマ反応室内に導入され、
前記第1と第2の電極間の距離が1.5cm以内に設定され、
前記プラズマ反応室内の圧力が5Torr以上に設定され、
前記反応ガスは主成分としてシラン系ガスと水素ガスを含み、前記反応室内に導入される全反応ガスに含まれるシラン系ガスに対する水素ガスの流量比が100倍以上であり、
プラズマ放電電力密度が100mW/cm 以上に設定され、
前記光電変換層の堆積速度が1μm/h以上であり、
そして、前記第2電極から導入された反応ガスが前記第1電極と前記第2電極との間で流れる下流側に進むにつれて、前記第2電極の所定の単位面積あたりから吹出される反応ガスにおける水素に対するシラン系ガスの比率が増大させられることを特徴とするシリコン系薄膜光電変換装置の製造方法。
A method for manufacturing a silicon-based thin-film photoelectric conversion device,
The photoelectric conversion device includes at least one photoelectric conversion unit formed on a substrate, the photoelectric conversion unit includes a one-conductivity-type semiconductor layer sequentially stacked by a plasma CVD method, a crystalline silicon-based thin-film photoelectric conversion layer, And a reverse conductivity type semiconductor layer,
Conditions for depositing the photoelectric conversion layer by the plasma CVD method include:
The substrate is disposed on a first electrode in a plasma reaction chamber;
A second electrode is disposed facing the substrate,
The second electrode is hollow and has a plurality of gas outlets on a surface facing the substrate, and at least a part of a reaction gas for depositing the photoelectric conversion layer passes through the gas outlets to the plasma reaction chamber. Was introduced to
A distance between the first and second electrodes is set within 1.5 cm;
The pressure in the plasma reaction chamber is set to 5 Torr or more,
The reaction gas contains a silane-based gas and a hydrogen gas as main components, and a flow ratio of the hydrogen gas to the silane-based gas contained in all the reaction gases introduced into the reaction chamber is 100 times or more,
Plasma discharge power density is set to 100 mW / cm 2 or more;
The deposition rate of the photoelectric conversion layer is 1 μm / h or more;
Then, as the reaction gas introduced from the second electrode flows to the downstream side flowing between the first electrode and the second electrode, the reaction gas blown out from a predetermined unit area of the second electrode. A method for manufacturing a silicon-based thin-film photoelectric conversion device, wherein a ratio of a silane-based gas to hydrogen is increased.
前記第2電極においてシラン系ガスと水素ガスとを一定の比率で含む反応ガスを吹出す複数の開口がほぼ均一な密度で設けられ、さらに、前記一定比率より高い比率でシラン系ガスを含む反応ガスを吹出す複数の開口が前記反応ガスの上流側より下流側に多く設けられていることを特徴とする請求項1に記載のシリコン系薄膜光電変換装置の製造方法。In the second electrode, a plurality of openings for blowing a reaction gas containing a silane-based gas and a hydrogen gas at a constant ratio are provided at a substantially uniform density, and a reaction containing a silane-based gas at a higher ratio than the fixed ratio is provided. The method for manufacturing a silicon-based thin-film photoelectric conversion device according to claim 1, wherein a plurality of openings for blowing gas are provided more downstream than upstream of the reaction gas. 前記第2電極から吹出された反応ガスは、その第2電極の一方端縁側方向から付加的に供給される反応ガスまたは水素ガスとともに他方端側へ向けて流れることを特徴とする請求項1または2に記載のシリコン系薄膜光電変換装置の製造方法。The reaction gas blown from the second electrode flows toward the other end together with a reaction gas or hydrogen gas additionally supplied from one end side of the second electrode. 3. The method for manufacturing a silicon-based thin-film photoelectric conversion device according to item 2. 前記光電変換層は100〜400℃の範囲内の下地温度の下で形成され得る多結晶シリコン膜または体積結晶化分率80%以上の微結晶シリコン膜であり、0.1原子%以上で20原子%以下の水素を含有し、そして0.5〜10μmの範囲内の膜厚を有していることを特徴とする請求項1から3のいずれかの項に記載のシリコン系薄膜光電変換装置の製造方法。The photoelectric conversion layer is a polycrystalline silicon film or a microcrystalline silicon film having a volume crystallization fraction of 80% or more, which can be formed under a base temperature in the range of 100 to 400 ° C. The silicon-based thin-film photoelectric conversion device according to any one of claims 1 to 3, wherein the silicon-based thin-film photoelectric conversion device contains hydrogen of at most atomic% and has a film thickness in a range of 0.5 to 10 µm. Manufacturing method. 前記光電変換層はその膜面に平行に(110)の優先結晶配向面を有し、そのX線回折における(220)回折ピークに対する(111)回折ピークの強度比が1/5以下であることを特徴とする請求項1から4のいずれかの項に記載のシリコン系薄膜光電変換装置の製造方法。The photoelectric conversion layer has a preferential crystal orientation plane of (110) parallel to the film plane, and the intensity ratio of the (111) diffraction peak to the (220) diffraction peak in X-ray diffraction is 1/5 or less. The method for manufacturing a silicon-based thin-film photoelectric conversion device according to claim 1, wherein: 前記光電変換ユニットに加えて少なくとも1つの非晶質シリコン系光電変換ユニットを積層することによってタンデム型の光電変換装置にすることを特徴とする請求項1から5のいずれかの項に記載のシリコン系薄膜光電変換装置の製造方法。The silicon according to any one of claims 1 to 5, wherein a tandem-type photoelectric conversion device is formed by stacking at least one amorphous silicon-based photoelectric conversion unit in addition to the photoelectric conversion unit. Of manufacturing a thin film photoelectric conversion device.
JP26455698A 1998-09-18 1998-09-18 Method for manufacturing silicon-based thin film photoelectric conversion device Expired - Fee Related JP3556483B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26455698A JP3556483B2 (en) 1998-09-18 1998-09-18 Method for manufacturing silicon-based thin film photoelectric conversion device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26455698A JP3556483B2 (en) 1998-09-18 1998-09-18 Method for manufacturing silicon-based thin film photoelectric conversion device

Publications (2)

Publication Number Publication Date
JP2000101107A JP2000101107A (en) 2000-04-07
JP3556483B2 true JP3556483B2 (en) 2004-08-18

Family

ID=17404928

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26455698A Expired - Fee Related JP3556483B2 (en) 1998-09-18 1998-09-18 Method for manufacturing silicon-based thin film photoelectric conversion device

Country Status (1)

Country Link
JP (1) JP3556483B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100545303C (en) * 2003-08-20 2009-09-30 维高仪器股份有限公司 Alkyl Squeeze Flow for Vertical Flow Rotating Disk Reactors
KR101053358B1 (en) 2006-06-30 2011-08-01 미쓰비시덴키 가부시키가이샤 Communication node, communication system ring configuration method, and ring establishing method
WO2009059238A1 (en) 2007-11-02 2009-05-07 Applied Materials, Inc. Plasma treatment between deposition processes

Also Published As

Publication number Publication date
JP2000101107A (en) 2000-04-07

Similar Documents

Publication Publication Date Title
US6265288B1 (en) Method of manufacturing silicon-based thin-film photoelectric conversion device
EP1041646B1 (en) Method of producing silicon thin-film photoelectric transducer
JP2000277439A (en) Plasma CVD method of crystalline silicon thin film and method of manufacturing silicon thin film photoelectric conversion device
JPH11330520A (en) Method of manufacturing silicon-based thin film photoelectric conversion device and plasma CVD device used in the method
JP3672754B2 (en) Manufacturing method of silicon-based thin film photoelectric conversion device
JP2000252218A (en) Plasma CVD apparatus and method for manufacturing silicon-based thin film photoelectric conversion apparatus
JP3792376B2 (en) Silicon-based thin film photoelectric conversion device
JP3556483B2 (en) Method for manufacturing silicon-based thin film photoelectric conversion device
JP2001093843A (en) Plasma CVD apparatus and method for manufacturing silicon-based thin film photoelectric conversion apparatus
JP2000183377A (en) Method for manufacturing silicon-based thin film photoelectric conversion device
JP4335351B2 (en) Manufacturing method of silicon-based thin film photoelectric conversion device
JP3364137B2 (en) Method for manufacturing silicon-based thin film photoelectric conversion device
JP4451946B2 (en) Plasma CVD apparatus and method for manufacturing silicon-based thin film photoelectric conversion apparatus
JP3672750B2 (en) Manufacturing method of silicon-based thin film photoelectric conversion device
JP2000133827A (en) Method for manufacturing silicon-based thin film photoelectric conversion device
JP3655098B2 (en) Manufacturing method of silicon-based thin film photoelectric conversion device
JP2001223170A (en) Method for producing crystalline silicon-based semiconductor thin film
JP2001237187A (en) Method for producing crystalline silicon-based semiconductor thin film
JP4409654B2 (en) Manufacturing method of silicon-based thin film photoelectric conversion device
JP2000058889A (en) Silicon based thin film and silicon based thin film photoelectric conversion device
JP3933334B2 (en) Silicon-based thin film photoelectric conversion device and manufacturing method thereof
JP4256522B2 (en) Manufacturing method of silicon-based thin film photoelectric conversion device
JP2000174309A (en) Tandem type thin film photoelectric conversion device and method of manufacturing the same
JPH11274535A (en) Manufacturing equipment for silicon-based thin film photoelectric conversion devices
JP2000252216A (en) Plasma CVD apparatus and method for manufacturing silicon-based thin film photoelectric conversion apparatus

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040412

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040420

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040512

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080521

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090521

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090521

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100521

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100521

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110521

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120521

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130521

Year of fee payment: 9

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130521

Year of fee payment: 9

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130521

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140521

Year of fee payment: 10

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees