JP5769716B2 - ウエハにチップを結合する方法 - Google Patents
ウエハにチップを結合する方法 Download PDFInfo
- Publication number
- JP5769716B2 JP5769716B2 JP2012529140A JP2012529140A JP5769716B2 JP 5769716 B2 JP5769716 B2 JP 5769716B2 JP 2012529140 A JP2012529140 A JP 2012529140A JP 2012529140 A JP2012529140 A JP 2012529140A JP 5769716 B2 JP5769716 B2 JP 5769716B2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- base wafer
- chips
- wafer
- carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W95/00—Packaging processes not covered by the other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/019—Manufacture or treatment using temporary auxiliary substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/012—Manufacture or treatment of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/014—Manufacture or treatment using batch processing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7402—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H10P72/7418—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. a chip mounting substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/744—Details of chemical or physical process used for separating the auxiliary support from a device or a wafer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/016—Manufacture or treatment of strap connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/0711—Apparatus therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07202—Connecting or disconnecting of bump connectors using auxiliary members
- H10W72/07204—Connecting or disconnecting of bump connectors using auxiliary members using temporary auxiliary members, e.g. sacrificial coatings
- H10W72/07207—Temporary substrates, e.g. removable substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07231—Techniques
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07231—Techniques
- H10W72/07232—Compression bonding, e.g. thermocompression bonding
- H10W72/07233—Ultrasonic bonding, e.g. thermosonic bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07231—Techniques
- H10W72/07236—Soldering or alloying
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07302—Connecting or disconnecting of die-attach connectors using an auxiliary member
- H10W72/07304—Connecting or disconnecting of die-attach connectors using an auxiliary member the auxiliary member being temporary, e.g. a sacrificial coating
- H10W72/07307—Connecting or disconnecting of die-attach connectors using an auxiliary member the auxiliary member being temporary, e.g. a sacrificial coating the auxiliary member being a temporary substrate, e.g. a removable substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
- H10W72/07332—Compression bonding, e.g. thermocompression bonding
- H10W72/07333—Ultrasonic bonding, e.g. thermosonic bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
- H10W72/07336—Soldering or alloying
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07341—Controlling the bonding environment, e.g. atmosphere composition or temperature
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/29—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/942—Dispositions of bond pads relative to underlying supporting features, e.g. bond pads, RDLs or vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
- H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
- H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W80/00—Direct bonding of chips, wafers or substrates
- H10W80/102—Controlling the environment during the bonding, e.g. the temperature or pressure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W80/00—Direct bonding of chips, wafers or substrates
- H10W80/211—Direct bonding of chips, wafers or substrates using auxiliary members, e.g. aids for protecting the bonding area
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W80/00—Direct bonding of chips, wafers or substrates
- H10W80/301—Bonding techniques, e.g. hybrid bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W80/00—Direct bonding of chips, wafers or substrates
- H10W80/301—Bonding techniques, e.g. hybrid bonding
- H10W80/331—Bonding techniques, e.g. hybrid bonding characterised by the application of energy for connecting
- H10W80/333—Compression bonding
- H10W80/335—Ultrasonic bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
- H10W90/28—Configurations of stacked chips the stacked chips having different sizes, e.g. chip stacks having a pyramidal shape
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
- H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/791—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads
- H10W90/794—Package configurations characterised by the relative positions of pads or connectors relative to package parts of direct-bonded pads between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Wire Bonding (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
Description
B ハンドリングモジュール
B.1 移動ステーション
B.2 テープ除去ステーション
B.3 ロボットアームを有するロボット
B.4 カセットステーション
C 結合ステーション
R ロボットアーム
1 ベースウエハ
1c チップ積層部分
2 前面
3 導電薄膜
3’ 導電薄膜
4 接続手段
5 キャリア
6 背面
7 導電接続
8 導電薄膜
9 チップ
10 底部側
11 主要部
12 半田バンプ
13 ダイシングフレーム
14 テープ
16 チップ積層体
17 ダイシング溝
18 キャビティ
Claims (14)
- ベースウエハ(1)に複数のチップ(9)を結合する方法であって、前記複数のチップ(9)が、前記ベースウエハ(1)上で少なくとも一層に積層され、導電接続部(7)がさらに垂直に隣接するチップを接続するために製造され、
前記方法は、
(a)前記ベースウエハ(1)をキャリア(5)に固定するステップと、
(b)前記ベースウエハ(1)上の所定の位置に、前記少なくとも一層のチップ(9)の層を配置するステップと、
(c)前記キャリア(5)に固定された前記ベースウエハ(1)上の前記チップ(9)を熱処理するステップと、
を備え、
前記ステップ(c)の前に、前記ベースウエハ(1)の分離したチップ積層体部分(1c)への前記ベースウエハ(1)の分離が行われる、方法。 - 前記ステップ(b)及び(c)が、異なる装置で行われる、請求項1に記載の方法。
- 固定のために、固定手段が使用される、請求項1又は2に記載の方法。
- 所定の位置への前記チップ(9)の配置の際に、前記チップ(9)に被着される導電薄膜(3)が、前記チップの下層の接続のための対応する導電薄膜(8)に位置合わせされ、接触される、請求項1から3の何れか一項に記載の方法。
- 前記チップ(9)が、前記配置の後で、有機接着剤によって接着される、又は、分子結合によって固定される、請求項1から4の何れか一項に記載の方法。
- 熱処理が280℃未満の温度で行われる、請求項1から5の何れか一項に記載の方法。
- 前記ステップ(b)又は(c)後における前記チップ(9)又はチップ積層体(16)が、高熱及び/又は機械的及び/又は化学的安定性及び/又は撥水加工特性によって特徴付けられた、有機材料又はセラミック材料である主要部(11)に埋め込まれる、請求項1から6の何れか一項に記載の方法。
- 前記ベースウエハ(1)が、埋め込みの後に、前記キャリア(5)から除去される、請求項7に記載の方法。
- 埋め込み後又は埋め込み中における前記主要部(11)と前記主要部(11)に埋め込まれた前記チップ(9)とを有する前記ベースウエハ(1)が、前記ベースウエハ(1)に対応する基本形状にされ、及び/又は、前記主要部(11)が、前記チップ(9)の最上層の所まで除去される、請求項7又は8に記載の方法。
- 前記ステップ(b)又は(c)の後に、半田バンプ(12)が、各々のチップ積層体(16)をボード又は他のチップ(9)に接続するために被着される、請求項1から9の何れか一項に記載の方法。
- 前記ベースウエハ(1)及び/又は前記キャリア(5)が、少なくとも主にシリコンからなる、請求項1から10の何れか一項に記載の方法。
- 少なくとも二層のチップ(9)の層が、前記ベースウエハ(1)に被着される、請求項1から11の何れか一項に記載の方法。
- 前記チップ積層体(16)が隣接するチップ積層体(16)から分離される前に、その上に積層された前記チップ(9)を有する前記ベースウエハ(1)が、ダイシングフレーム(13)に固定される、請求項1から12の何れか一項に記載の方法。
- 前記ベースウエハ(1)が、裏面研磨中に分離される、請求項1から13の何れか一項に記載の方法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP09011911.6A EP2299486B1 (de) | 2009-09-18 | 2009-09-18 | Verfahren zum Bonden von Chips auf Wafer |
| EP09011911.6 | 2009-09-18 | ||
| PCT/EP2010/005422 WO2011032647A1 (de) | 2009-09-18 | 2010-09-03 | Verfahren zum bonden von chips auf wafer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2013505559A JP2013505559A (ja) | 2013-02-14 |
| JP5769716B2 true JP5769716B2 (ja) | 2015-08-26 |
Family
ID=41650438
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012529140A Active JP5769716B2 (ja) | 2009-09-18 | 2010-09-03 | ウエハにチップを結合する方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US8927335B2 (ja) |
| EP (1) | EP2299486B1 (ja) |
| JP (1) | JP5769716B2 (ja) |
| KR (1) | KR101377812B1 (ja) |
| CN (1) | CN102484100B (ja) |
| SG (2) | SG10201405439UA (ja) |
| TW (1) | TWI512940B (ja) |
| WO (1) | WO2011032647A1 (ja) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2299486B1 (de) * | 2009-09-18 | 2015-02-18 | EV Group E. Thallner GmbH | Verfahren zum Bonden von Chips auf Wafer |
| EP2553719B1 (de) * | 2010-03-31 | 2019-12-04 | Ev Group E. Thallner GmbH | Verfahren zur herstellung eines mit chips bestückten wafers mit hilfe von zwei selektiv abtrennbaren trägerwafern mit ringförmigen adhäsionsschichten mit unterschiedlichen ringbreiten |
| CN104488065B (zh) * | 2012-07-24 | 2017-09-05 | Ev 集团 E·索尔纳有限责任公司 | 永久结合晶圆的方法及装置 |
| JP6215544B2 (ja) * | 2013-03-18 | 2017-10-18 | 株式会社ディスコ | ウエーハの加工方法 |
| JP6278760B2 (ja) * | 2014-03-11 | 2018-02-14 | 株式会社ディスコ | チップ整列方法 |
| KR102258743B1 (ko) * | 2014-04-30 | 2021-06-02 | 삼성전자주식회사 | 반도체 패키지의 제조 방법, 이에 의해 형성된 반도체 패키지 및 이를 포함하는 반도체 장치 |
| CN119739674A (zh) * | 2015-01-26 | 2025-04-01 | 超威半导体产品(中国)有限公司 | 一种多芯片及其制造方法 |
| EP3234992B1 (de) * | 2016-01-29 | 2018-09-26 | JENOPTIK Optical Systems GmbH | Verfahren und vorrichtung zum herauslösen eines mikro-chips aus einem wafer und aufbringen des mikro-chips auf ein substrat |
| KR102904959B1 (ko) * | 2017-03-02 | 2025-12-31 | 에베 그룹 에. 탈너 게엠베하 | 칩들을 본딩하기 위한 방법 및 디바이스 |
| US10790296B1 (en) | 2019-05-21 | 2020-09-29 | Sandisk Technologies Llc | Distortion-compensated wafer bonding method and apparatus using a temperature-controlled backside thermal expansion layer |
| CN110265526B (zh) * | 2019-06-18 | 2020-07-24 | 上海纬而视科技股份有限公司 | 一种led封装工艺 |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0174773B1 (ko) * | 1995-03-31 | 1999-04-01 | 모리시다 요이치 | 반도체장치의 검사방법 |
| JPH1174230A (ja) | 1997-08-29 | 1999-03-16 | Nippon Telegr & Teleph Corp <Ntt> | 薄膜半導体装置の製造方法 |
| JP2001085363A (ja) * | 1999-09-13 | 2001-03-30 | Mitsui High Tec Inc | 半導体装置の製造方法 |
| JP4128319B2 (ja) * | 1999-12-24 | 2008-07-30 | 株式会社新川 | マルチチップボンディング方法及び装置 |
| US6492196B1 (en) * | 2002-01-07 | 2002-12-10 | Picta Technology Inc. | Packaging process for wafer level IC device |
| US7109635B1 (en) * | 2003-06-11 | 2006-09-19 | Sawtek, Inc. | Wafer level packaging of materials with different coefficients of thermal expansion |
| JP4507101B2 (ja) | 2005-06-30 | 2010-07-21 | エルピーダメモリ株式会社 | 半導体記憶装置及びその製造方法 |
| JP4741332B2 (ja) * | 2005-09-30 | 2011-08-03 | 株式会社ディスコ | ウエーハの加工方法 |
| DE102006000687B4 (de) * | 2006-01-03 | 2010-09-09 | Thallner, Erich, Dipl.-Ing. | Kombination aus einem Träger und einem Wafer, Vorrichtung zum Trennen der Kombination und Verfahren zur Handhabung eines Trägers und eines Wafers |
| WO2007130471A2 (en) * | 2006-05-01 | 2007-11-15 | The Charles Stark Draper Laboratory, Inc. | Systems and methods for high density multi-component modules |
| JP4927484B2 (ja) * | 2006-09-13 | 2012-05-09 | 株式会社ディスコ | 積層用デバイスの製造方法 |
| JP2008098427A (ja) * | 2006-10-12 | 2008-04-24 | Toshiba Corp | 半導体装置の製造方法 |
| JP2008130704A (ja) | 2006-11-20 | 2008-06-05 | Sony Corp | 半導体装置の製造方法 |
| US8102734B2 (en) * | 2007-02-08 | 2012-01-24 | St. Jude Medical, Atrial Fibrillation Division, Inc. | High intensity focused ultrasound transducer with acoustic lens |
| JP2008235401A (ja) * | 2007-03-19 | 2008-10-02 | Spansion Llc | 半導体装置及びその製造方法 |
| JP5198887B2 (ja) * | 2008-01-24 | 2013-05-15 | 株式会社ディスコ | 積層型半導体装置の製造方法 |
| JP4939452B2 (ja) * | 2008-02-07 | 2012-05-23 | ラピスセミコンダクタ株式会社 | 半導体装置の製造方法 |
| EP2104138A1 (de) * | 2008-03-18 | 2009-09-23 | EV Group E. Thallner GmbH | Verfahren zum Bonden von Chips auf Wafer |
| US7863092B1 (en) * | 2008-09-30 | 2011-01-04 | Xilinx, Inc. | Low cost bumping and bonding method for stacked die |
| CN101542726B (zh) * | 2008-11-19 | 2011-11-30 | 香港应用科技研究院有限公司 | 具有硅通孔和侧面焊盘的半导体芯片 |
| EP2299486B1 (de) * | 2009-09-18 | 2015-02-18 | EV Group E. Thallner GmbH | Verfahren zum Bonden von Chips auf Wafer |
| US8552567B2 (en) * | 2011-07-27 | 2013-10-08 | Micron Technology, Inc. | Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication |
-
2009
- 2009-09-18 EP EP09011911.6A patent/EP2299486B1/de active Active
-
2010
- 2010-09-03 SG SG10201405439UA patent/SG10201405439UA/en unknown
- 2010-09-03 SG SG2012009148A patent/SG178827A1/en unknown
- 2010-09-03 KR KR1020127006928A patent/KR101377812B1/ko active Active
- 2010-09-03 WO PCT/EP2010/005422 patent/WO2011032647A1/de not_active Ceased
- 2010-09-03 JP JP2012529140A patent/JP5769716B2/ja active Active
- 2010-09-03 CN CN201080041417.2A patent/CN102484100B/zh active Active
- 2010-09-03 US US13/496,024 patent/US8927335B2/en active Active
- 2010-09-20 TW TW099131886A patent/TWI512940B/zh active
Also Published As
| Publication number | Publication date |
|---|---|
| US8927335B2 (en) | 2015-01-06 |
| TWI512940B (zh) | 2015-12-11 |
| CN102484100A (zh) | 2012-05-30 |
| EP2299486B1 (de) | 2015-02-18 |
| JP2013505559A (ja) | 2013-02-14 |
| KR101377812B1 (ko) | 2014-03-25 |
| US20120184069A1 (en) | 2012-07-19 |
| SG178827A1 (en) | 2012-04-27 |
| KR20120076424A (ko) | 2012-07-09 |
| TW201133772A (en) | 2011-10-01 |
| EP2299486A1 (de) | 2011-03-23 |
| SG10201405439UA (en) | 2014-10-30 |
| WO2011032647A1 (de) | 2011-03-24 |
| CN102484100B (zh) | 2015-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5769716B2 (ja) | ウエハにチップを結合する方法 | |
| US8597980B2 (en) | Method for bonding of chips on wafers | |
| US8017439B2 (en) | Dual carrier for joining IC die or wafers to TSV wafers | |
| CN103633075B (zh) | 叠层封装半导体器件 | |
| JP6778335B2 (ja) | 異なる厚さのダイのウェハボンディング方法 | |
| CN101542702B (zh) | 基于硅通孔的三维晶圆叠层的键合方法 | |
| JP2010529664A (ja) | 半導体ダイ内に集積化したマルチコンポーネントデバイス | |
| JP2001313350A (ja) | チップ状電子部品及びその製造方法、並びにその製造に用いる疑似ウエーハ及びその製造方法 | |
| JP2017041638A (ja) | プレカットされウェハに塗布されるアンダーフィル膜 | |
| CN103021888B (zh) | 用于制造包括高可靠性晶粒底填充的集成电路系统的方法 | |
| CN103988299A (zh) | 用于操纵极薄器件晶片的方法 | |
| CN102097338B (zh) | 封装晶片上的电子元件的方法 | |
| KR20130090321A (ko) | 칩 스택 제조 방법, 및 본 방법을 실시하기 위한 캐리어 | |
| JP3719921B2 (ja) | 半導体装置及びその製造方法 | |
| CN109698154B (zh) | 芯片封装方法及芯片封装结构 | |
| TWI425580B (zh) | 製造半導體晶片封裝模組之方法 | |
| CN103460361B (zh) | 在切割胶带上施加有底部填料膜的预切割的晶片 | |
| WO2025105045A1 (ja) | 半導体パッケージ、モジュール、および、半導体パッケージの製造方法 | |
| TW202032750A (zh) | 半導體裝置製造方法 | |
| CN103460361A (zh) | 在切割胶带上施加有底部填料膜的预切割的晶片 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130802 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20140320 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20140331 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140912 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140922 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20141211 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150608 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150623 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5769716 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |