JP6801507B2 - Electronic devices and their manufacturing methods, heat conductive parts - Google Patents
Electronic devices and their manufacturing methods, heat conductive parts Download PDFInfo
- Publication number
- JP6801507B2 JP6801507B2 JP2017033898A JP2017033898A JP6801507B2 JP 6801507 B2 JP6801507 B2 JP 6801507B2 JP 2017033898 A JP2017033898 A JP 2017033898A JP 2017033898 A JP2017033898 A JP 2017033898A JP 6801507 B2 JP6801507 B2 JP 6801507B2
- Authority
- JP
- Japan
- Prior art keywords
- heat conductive
- conductive component
- fiber
- shape
- memory alloy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Cooling Or The Like Of Electrical Apparatus (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
本発明は、電子装置及びその製造方法、熱伝導部品に関する。 The present invention relates to an electronic device, a method for manufacturing the same, and a heat conductive component.
半導体素子の集積度は、微細加工技術の進歩に伴って継続的に向上してきたが、従来のような二次元的に密度を高める方法は、物理的にその限界に達しつつある。
その限界を打開し、さらに集積度を高める方法として、様々な方法が検討されてきたが、近年、LSIチップを三次元的に積層することによって集積度を高める3D−LSIの技術が注目を集めている。
The degree of integration of semiconductor elements has been continuously improved with the progress of microfabrication technology, but the conventional method of increasing the density two-dimensionally is physically reaching its limit.
Various methods have been studied as a method of overcoming the limitation and further increasing the degree of integration, but in recent years, the 3D-LSI technology for increasing the degree of integration by three-dimensionally stacking LSI chips has attracted attention. ing.
この技術によれば、LSIチップを三次元的に積層することによって、LSIチップを回路基板上に二次元的に並べて配置する場合に比べて、半導体素子の集積度を飛躍的に向上させることができる。
しかしながら、例えば3D−LSI構造のような三次元積層構造では、個々のLSIチップ(半導体チップ)が発生した熱をどのようにして放熱させるかが問題となる。
According to this technology, by three-dimensionally stacking LSI chips, it is possible to dramatically improve the degree of integration of semiconductor elements as compared with the case where LSI chips are arranged two-dimensionally on a circuit board. it can.
However, in a three-dimensional laminated structure such as a 3D-LSI structure, there is a problem of how to dissipate the heat generated by each LSI chip (semiconductor chip).
また、積層されたチップ間にはアンダーフィル材が充填されるため、このアンダーフィル材の熱伝導性を高めるための取り組みが継続的に行なわれている。 Further, since the underfill material is filled between the laminated chips, efforts are continuously made to improve the thermal conductivity of the underfill material.
しかしながら、アンダーフィル材は、樹脂組成物であるため、例えば熱伝導性の高い無機フィラーなどを分散させて、その熱伝導性を高めたとしても限界があり、たとえ限界まで熱伝導性を高めたアンダーフィル材を積層されたチップ間に充填したとしても、十分な放熱効果を得るのは難しい。
本発明は、積層されたチップ間で個々のチップが発生した熱を効率良く伝導させ、十分な放熱効果が得られるようにすることを目的とする。
However, since the underfill material is a resin composition, there is a limit even if, for example, an inorganic filler having high thermal conductivity is dispersed to increase the thermal conductivity, and even if the thermal conductivity is increased to the limit. Even if the underfill material is filled between the laminated chips, it is difficult to obtain a sufficient heat dissipation effect.
An object of the present invention is to efficiently conduct heat generated by individual chips between stacked chips so that a sufficient heat dissipation effect can be obtained.
1つの態様では、電子装置は、複数の半導体チップが接続部を介して3次元に積層された3次元積層構造を有する半導体装置と、複数の半導体チップの間の空間に設けられた熱伝導部品とを備え、熱伝導部品は、形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材と、凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材とを備える構造物と、複数の横材の上側、下側に交互に位置するように、縦材に沿って設けられ、形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備え、縦材が波状の複数の凹凸を有する形状になって、熱伝導部品を挟んで上下に位置する半導体チップの表面のそれぞれに複数の凹凸の最高点及び最低点に接続された複数の横材が押しつけられて繊維が接触した状態になっている。 In one aspect, the electronic device is a heat conductive component provided in a space between a semiconductor device having a three-dimensional laminated structure in which a plurality of semiconductor chips are three-dimensionally laminated via a connection portion and the plurality of semiconductor chips. The heat conductive component is made of a shape memory alloy, and a shape having a plurality of wavy irregularities is memorized, and a plurality of vertical members provided in parallel are connected to each other at the highest point and the lowest point of the unevenness. It is provided along the vertical members so as to be alternately located on the upper side and the lower side of the plurality of horizontal members and the structure including the plurality of horizontal members provided in the above manner, and has a higher thermal conductivity than the shape memory alloy. It is provided with fibers made of high material, and the vertical member has a shape having a plurality of wavy irregularities, and the highest point and the lowest point of the plurality of irregularities on each of the surfaces of the semiconductor chips located above and below the heat conductive component. A plurality of cross members connected to the above are pressed against each other and the fibers are in contact with each other.
1つの態様では、熱伝導部品は、形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材と、凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材とを備え、平坦になるように変形された構造物と、複数の横材の上側、下側に交互に位置するように、縦材に沿って設けられ、形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備える。 In one embodiment, the heat conductive component is made of a shape memory alloy, and a shape having a plurality of wavy irregularities is stored, and a plurality of vertical members provided in parallel are connected to each other at the highest point and the lowest point of the unevenness. It is provided along the vertical members so as to be provided with a plurality of horizontal members provided so as to be arranged so as to be alternately located on the upper side and the lower side of the plurality of horizontal members and the structure deformed to be flat. , A fiber made of a material having a higher thermal conductivity than a shape memory alloy.
1つの態様では、電子装置の製造方法は、複数の半導体チップが接続部を介して3次元に積層された3次元積層構造を有する半導体装置の複数の半導体チップの間の空間に、形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材と、凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材とを備え、平坦になるように変形された構造物と、複数の横材の上側、下側に交互に位置するように、縦材に沿って設けられ、形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備える熱伝導部品を挿入する工程と、熱伝導部品を挟んで上下に位置する半導体チップの表面のそれぞれに複数の凹凸の最高点及び最低点に接続された複数の横材が押しつけられて繊維が接触するように、熱伝導部品を波状の複数の凹凸を有する形状に回復させる形状回復温度まで加熱する工程とを含む。 In one aspect, a method of manufacturing an electronic device is a shape memory alloy in a space between a plurality of semiconductor chips of a semiconductor device having a three-dimensional laminated structure in which a plurality of semiconductor chips are three-dimensionally laminated via a connection portion. A shape having a plurality of wavy irregularities is stored, and a plurality of vertical members provided in parallel and a plurality of horizontal members provided so as to connect the highest points and the lowest points of the irregularities are provided. From a structure that has been deformed to be flat and a material that is provided along the vertical members so as to be alternately located on the upper and lower sides of a plurality of horizontal members and has a higher thermal conductivity than a shape memory alloy. A process of inserting a heat conductive component provided with a fiber, and a plurality of cross members connected to the highest and lowest points of a plurality of irregularities are pressed against each of the surfaces of semiconductor chips located above and below the heat conductive component. It includes a step of heating the heat conductive component to a shape recovery temperature that restores the heat conductive component to a shape having a plurality of wavy irregularities so that the fibers come into contact with each other.
1つの側面として、積層されたチップ間で個々のチップが発生した熱を効率良く伝導させ、十分な放熱効果が得られるようにすることができるという効果を有する。 As one aspect, there is an effect that the heat generated by the individual chips can be efficiently conducted between the stacked chips so that a sufficient heat dissipation effect can be obtained.
以下、図面により、本発明の実施の形態にかかる電子装置及びその製造方法、熱伝導部品について、図1〜図5を参照しながら説明する。
本実施形態にかかる電子装置は、図1(A)〜図1(C)に示すように、複数の半導体チップ1が接続部2を介して3次元に積層された3次元積層構造を有する半導体装置3と、複数の半導体チップ1の間の空間に設けられた熱伝導部品4とを備える。
Hereinafter, the electronic device according to the embodiment of the present invention, the manufacturing method thereof, and the heat conductive component will be described with reference to FIGS. 1 to 5.
As shown in FIGS. 1A to 1C, the electronic device according to the present embodiment is a semiconductor having a three-dimensional laminated structure in which a plurality of semiconductor chips 1 are three-dimensionally laminated via a connecting portion 2. It includes a device 3 and a heat conductive component 4 provided in a space between a plurality of semiconductor chips 1.
なお、図1(A)では熱伝導部品4の図示を省略している。また、図1(B)、図1(C)ではアンダーフィル材9は図示を省略している。
ここで、3次元積層構造を有する半導体装置3は、例えばLSIチップを三次元的に積層して構成される半導体装置(3D−LSI;3D−LSI構造)であって、例えば回路基板上に設けられる。
Note that FIG. 1 (A) omits the illustration of the heat conductive component 4. Further, in FIGS. 1 (B) and 1 (C), the underfill material 9 is not shown.
Here, the semiconductor device 3 having a three-dimensional laminated structure is, for example, a semiconductor device (3D-LSI; 3D-LSI structure) configured by three-dimensionally stacking LSI chips, and is provided, for example, on a circuit board. Be done.
また、熱伝導部品4は、複数の縦材5と複数の横材6とを備える構造物7と、複数の横材6の上側、下側に交互に位置するように、縦材5に沿って設けられた繊維8とを備える[例えば図4(B)、図5(C)参照]。なお、熱伝導部品4を伝熱部材ともいう。
ここで、構造物7は、形状記憶合金からなり、複数の縦材5は、波状の複数の凹凸を有する形状が記憶され、平行に設けられており、横材6は、凹凸の最高点同士及び最低点同士を接続するように設けられている[例えば図3(A)、図3(B)参照]。
Further, the heat conductive component 4 is along the vertical member 5 so as to be alternately located on the upper side and the lower side of the structure 7 having the plurality of vertical members 5 and the plurality of horizontal members 6 and the plurality of horizontal members 6. [See, for example, FIGS. 4 (B) and 5 (C)]. The heat conductive component 4 is also referred to as a heat transfer member.
Here, the structure 7 is made of a shape memory alloy, and the plurality of vertical members 5 are memorized in a shape having a plurality of wavy irregularities and are provided in parallel, and the horizontal members 6 are provided with the highest points of the irregularities. And the lowest points are provided to connect to each other [see, for example, FIGS. 3 (A) and 3 (B)].
なお、ここでは、構造物7の全体、即ち、縦材5及び横材6を形状記憶合金からなるものとしているが、これに限られるものではなく、例えば、縦材5のみを形状記憶合金からなるものとし、横材6は他の材料からなるものとしても良い。
ここでは、形状記憶合金は、例えばNi−Ti系合金である。また、構造物7は、形状記憶合金からなり、波板状の周期的な多数の凹凸を備えた2本の平行な縦材5が、凹凸の最高点同士及び最低点同士で個々に横材6で接続されているものである。
Here, the entire structure 7, that is, the vertical member 5 and the horizontal member 6 is made of a shape memory alloy, but the present invention is not limited to this, and for example, only the vertical member 5 is made of a shape memory alloy. The cross member 6 may be made of another material.
Here, the shape memory alloy is, for example, a Ni—Ti alloy. Further, the structure 7 is made of a shape memory alloy, and two parallel vertical members 5 having a large number of corrugated periodic irregularities are individually crossed between the highest points and the lowest points of the irregularities. It is connected by 6.
繊維8は、形状記憶合金よりも熱伝導率の高い材料からなる。
ここでは、繊維8は、例えば金属繊維又は炭素繊維である。また、繊維8は、複数の横材6の上側、下側に交互に位置するように、縦材5に沿って設けられている。つまり、繊維8は、複数の横材6のうち隣り合う横材6の間で横材6と繊維8の位置関係が互い違いに入れ替わるように編み込まれている。
The fiber 8 is made of a material having a higher thermal conductivity than the shape memory alloy.
Here, the fiber 8 is, for example, a metal fiber or a carbon fiber. Further, the fibers 8 are provided along the vertical member 5 so as to be alternately located on the upper side and the lower side of the plurality of horizontal members 6. That is, the fibers 8 are woven so that the positional relationships between the cross members 6 and the fibers 8 are staggered between the adjacent cross members 6 among the plurality of cross members 6.
そして、構造物7の縦材5が波状の複数の凹凸を有する形状になって、熱伝導部品4を挟んで上下に位置する半導体チップ1の表面のそれぞれに複数の凹凸の最高点及び最低点に接続された複数の横材6が押しつけられて繊維8が接触した状態になっている。
このように構成される熱伝導部品4を、積層された複数のチップ1の間の空間に設けることで、3次元積層構造を構成する半導体装置3の内部の個々のチップ1で発生した熱を効率的に移動させ、放熱させる放熱構造を実現することができる。
Then, the vertical member 5 of the structure 7 has a shape having a plurality of wavy irregularities, and the highest and lowest points of the plurality of irregularities are formed on each of the surfaces of the semiconductor chips 1 located above and below the heat conductive component 4. A plurality of cross members 6 connected to the above are pressed against each other so that the fibers 8 are in contact with each other.
By providing the heat conductive component 4 configured in this way in the space between the plurality of stacked chips 1, the heat generated by the individual chips 1 inside the semiconductor device 3 forming the three-dimensional laminated structure is generated. It is possible to realize a heat dissipation structure that efficiently moves and dissipates heat.
さらに、本実施形態では、積層された複数のチップ1の間の空間に充填され、硬化されたアンダーフィル材9も備える。
なお、熱伝導部品4が3次元積層構造を構成する上下のチップ1の間の空間に設けられた半導体装置3又はこれを備える電子装置では、熱伝導部品4が形状を回復した状態、即ち、縦材5が波状の複数の凹凸を有する形状に回復した状態になっている[例えば図5(C)参照]。
Further, in the present embodiment, the underfill material 9 which is filled in the space between the plurality of laminated chips 1 and hardened is also provided.
In the semiconductor device 3 or the electronic device provided with the heat conductive component 4 provided in the space between the upper and lower chips 1 forming the three-dimensional laminated structure, the heat conductive component 4 has recovered its shape, that is, The vertical member 5 is in a state of being restored to a shape having a plurality of wavy irregularities [see, for example, FIG. 5 (C)].
一方、熱伝導部品4は、3次元積層構造を構成する上下のチップ1の間の空間に設けられる前は、平坦に変形された状態になっている[例えば図3(A)、図3(B)、図4(A)、図4(B)参照]。
つまり、熱伝導部品4は、形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材5と、凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材6とを備え、平坦になるように変形された構造物7と、複数の横材6の上側、下側に交互に位置するように、縦材5に沿って設けられ、形状記憶合金よりも熱伝導率の高い材料からなる繊維8とを備えるものとなっている。
On the other hand, the heat conductive component 4 is in a flatly deformed state before being provided in the space between the upper and lower chips 1 constituting the three-dimensional laminated structure [for example, FIGS. 3A and 3A, FIG. B), see FIG. 4 (A), FIG. 4 (B)].
That is, the heat conductive component 4 is made of a shape memory alloy, and a shape having a plurality of wavy irregularities is stored, and the plurality of vertical members 5 provided in parallel are connected to the highest points and the lowest points of the irregularities. Along the vertical member 5, the structure 7 is provided so as to be provided so as to be provided, and the structure 7 is deformed so as to be flat, and the structure 7 is alternately located on the upper side and the lower side of the plurality of horizontal members 6. It is provided with a fiber 8 made of a material having a higher thermal conductivity than a shape memory alloy.
また、本実施形態では、繊維8は、第1繊維8Aと、第1繊維8Aに対して横材6を挟んで上下方向の反対側に位置するように設けられた第2繊維8Bとを備える[例えば図4(A)、図4(B)参照]。
このため、縦材5が波状の複数の凹凸を有する形状になった状態で、第1繊維8A及び第2繊維8Bの一方は、熱伝導部品4を挟んで上下に位置する半導体チップ1の表面のそれぞれに接触しており、第1繊維8A及び第2繊維8Bの他方は、熱伝導部品4を挟んで上下に位置する半導体チップ1の表面のそれぞれに接触せずに、半導体チップ1の間に位置している状態となる[例えば図5(C)参照]。
Further, in the present embodiment, the fiber 8 includes a first fiber 8A and a second fiber 8B provided so as to be located on the opposite side of the cross member 6 in the vertical direction with respect to the first fiber 8A. [See, for example, FIGS. 4 (A) and 4 (B)].
Therefore, in a state where the vertical member 5 has a plurality of wavy irregularities, one of the first fiber 8A and the second fiber 8B is the surface of the semiconductor chip 1 located above and below the heat conductive component 4. The other of the first fiber 8A and the second fiber 8B is in contact with each of the semiconductor chips 1 without contacting each of the surfaces of the semiconductor chips 1 located above and below the heat conductive component 4. [See, for example, FIG. 5 (C)].
なお、これに限られるものではなく、全ての繊維8が横材6を挟んで上下方向の同じ側に位置するように設けられていても良い。この場合、縦材5が波状の複数の凹凸を有する形状になった状態で、全ての繊維8が、熱伝導部品4を挟んで上下に位置する半導体チップ1の表面のそれぞれに接触している状態となる。
ところで、本実施形態では、上述したように、3D−LSI構造の内部で個々のチップ1が発生した熱を効率良く移動させ、十分な放熱効果が得られるようにすべく、チップ間のアンダーフィル材9に埋め込まれるように、上述のように構成される熱伝導部品4を設けている[例えば図5(C)参照]。
However, the present invention is not limited to this, and all the fibers 8 may be provided so as to be located on the same side in the vertical direction with the cross member 6 interposed therebetween. In this case, all the fibers 8 are in contact with the surfaces of the semiconductor chips 1 located above and below the heat conductive component 4 in a state where the vertical member 5 has a plurality of wavy irregularities. It becomes a state.
By the way, in the present embodiment, as described above, underfilling between chips is performed so that the heat generated by each chip 1 inside the 3D-LSI structure can be efficiently transferred and a sufficient heat dissipation effect can be obtained. A heat conductive component 4 configured as described above is provided so as to be embedded in the material 9 [see, for example, FIG. 5 (C)].
特に、本実施形態では、例えば図2(A)に示すように、多数の凹凸を備えた波板状の形状記憶合金を使用する。つまり、形状記憶合金を使用し、それに多数の凹凸を備えた波板状の形状を記憶させる。
そして、図2(B)に示すように、波板状の形状を記憶させた形状記憶合金に応力を加えることによって、全体を平坦に変形させる。
In particular, in the present embodiment, as shown in FIG. 2A, for example, a corrugated plate-shaped shape memory alloy having a large number of irregularities is used. That is, a shape memory alloy is used, and a corrugated plate-like shape having a large number of irregularities is stored in the alloy.
Then, as shown in FIG. 2 (B), the entire shape is deformed flat by applying stress to the shape memory alloy that stores the corrugated plate shape.
このようにして変形して平坦になった形状記憶合金は、加えた応力を取り除いても、平坦な形状を維持する。
一方、形状記憶合金を加熱し、温度を形状回復温度以上にすると、図2(C)に示すように、形状記憶合金は変形し、元の多数の凹凸を備えた波板状の形状に復元(回復)する。
The shape memory alloy thus deformed and flattened maintains a flat shape even when the applied stress is removed.
On the other hand, when the shape memory alloy is heated and the temperature is raised to the shape recovery temperature or higher, the shape memory alloy is deformed and restored to the original corrugated plate shape having many irregularities as shown in FIG. 2 (C). (Recover.
このように、変形させた形状記憶合金が加熱によって元の形状に戻る働きを利用して、3D−LSI構造を構成する複数の半導体チップ1のうち上下で隣接する2つのチップ間に熱伝導性の高い材料からなる放熱経路を形成する。
つまり、上述のような変形挙動を伴う形状記憶合金からなる構造物(骨格)7に、形状記憶合金よりも熱伝導性の高い材料(素材)からなる繊維8を編み込んだ熱伝導部品4を使用して、3D−LSI構造を構成する複数の半導体チップ1のうち上下で隣接する2つのチップ間に熱伝導性の高い材料からなる放熱経路を形成する。
Utilizing the function of the deformed shape memory alloy to return to its original shape by heating in this way, thermal conductivity is provided between two vertically adjacent chips of the plurality of semiconductor chips 1 constituting the 3D-LSI structure. Form a heat dissipation path made of high material.
That is, the heat conductive component 4 in which the fiber 8 made of a material having higher thermal conductivity than the shape memory alloy is woven into the structure (skeleton) 7 made of the shape memory alloy having the above-mentioned deformation behavior is used. Then, a heat dissipation path made of a material having high thermal conductivity is formed between two adjacent chips on the upper and lower sides of the plurality of semiconductor chips 1 constituting the 3D-LSI structure.
この場合、まず、3D−LSI構造を構成する複数の半導体チップ1のうち上下で隣接する2つのチップの間の空間に、平坦に変形させた状態の熱伝導部品4を挿入する[例えば図4(A)、図4(B)、図1(B)、図1(C)参照]。
そして、同じ空間に、熱硬化性のアンダーフィル材(未硬化)9を充填し、アンダーフィル材9を硬化させる目的で加熱する[例えば図5(C)参照]。ここでは、形状記憶合金の形状回復温度は、アンダーフィル材9の硬化温度よりも低く設定しておき、アンダーフィル材9の硬化温度まで加熱する。
In this case, first, the heat conductive component 4 in a flatly deformed state is inserted into the space between two vertically adjacent chips among the plurality of semiconductor chips 1 constituting the 3D-LSI structure [for example, FIG. 4]. (A), FIG. 4 (B), FIG. 1 (B), FIG. 1 (C)].
Then, the same space is filled with a thermosetting underfill material (uncured) 9 and heated for the purpose of curing the underfill material 9 [see, for example, FIG. 5 (C)]. Here, the shape recovery temperature of the shape memory alloy is set lower than the curing temperature of the underfill material 9, and the underfill material 9 is heated to the curing temperature.
これにより、上下の2つのチップ1の間の空間に挿入された熱伝導部品4の温度が上昇し、その温度が形状回復温度以上になると、形状記憶合金からなる骨格7が、記憶している元の形状(ここでは多数の凹凸を備えた波板状の形状)に戻る[例えば図5(C)参照]。
このようにして形状記憶合金からなる骨格7が、上下の2つのチップ1の間の空間で、元の多数の凹凸を備えた波板状の形状に復元すると、多数の凹凸の凸部が、上下の2つのチップ1のそれぞれの表面に押しつけられることになる[例えば図5(C)参照]。
As a result, the temperature of the heat conductive component 4 inserted in the space between the upper and lower chips 1 rises, and when the temperature becomes equal to or higher than the shape recovery temperature, the skeleton 7 made of a shape memory alloy stores it. It returns to its original shape (here, a corrugated plate shape with many irregularities) [see, for example, FIG. 5 (C)].
In this way, when the skeleton 7 made of the shape memory alloy is restored to the original corrugated shape with a large number of irregularities in the space between the upper and lower chips 1, the convex portions of the numerous irregularities are formed. It will be pressed against the surface of each of the upper and lower chips 1 [see, for example, FIG. 5 (C)].
この結果、形状記憶合金からなる骨格7に編み込まれた繊維8が、形状記憶合金からなる骨格7の凸部とチップ1の表面との間に挟まれ、上下の2つのチップ1のそれぞれの表面に接触することによって、上下の2つのチップ1の表面の間に多数の放熱経路が形成されることになる。
このようにして、上下の2つのチップ1の表面の間に、熱伝導性の高い繊維8によって多数の放熱経路が形成されるため、チップ間の空間にアンダーフィル材9のみが充填されている場合と比較して、チップ間での伝熱性能を大幅に向上させることができ、十分な放熱効果が得られることになる。
As a result, the fibers 8 woven into the skeleton 7 made of the shape memory alloy are sandwiched between the convex portion of the skeleton 7 made of the shape memory alloy and the surface of the chip 1, and the surfaces of the two upper and lower chips 1 are respectively. By contacting with, a large number of heat dissipation paths are formed between the surfaces of the upper and lower chips 1.
In this way, since a large number of heat dissipation paths are formed by the fibers 8 having high thermal conductivity between the surfaces of the two upper and lower chips 1, only the underfill material 9 is filled in the space between the chips. Compared with the case, the heat transfer performance between the chips can be significantly improved, and a sufficient heat dissipation effect can be obtained.
特に、それぞれのチップ1で発生した熱を効率良くチップ1の積層方向に放熱させることが可能となる。また、熱伝導性の高い繊維8はチップ1の面内方向にも放熱経路を形成することになるため、チップ内で局所的に発生した熱をチップ1の面内方向にも効率良く移動させて放熱させることが可能となる。さらには、繊維8を3D−LSI構造の外部へと延ばすことによって、3D−LSI構造の外部へ効率良く熱を移動させて放熱させることも可能となる。 In particular, the heat generated by each chip 1 can be efficiently dissipated in the stacking direction of the chips 1. Further, since the fiber 8 having high thermal conductivity also forms a heat dissipation path in the in-plane direction of the chip 1, the heat locally generated in the chip is efficiently transferred to the in-plane direction of the chip 1. It is possible to dissipate heat. Further, by extending the fiber 8 to the outside of the 3D-LSI structure, it is possible to efficiently transfer heat to the outside of the 3D-LSI structure and dissipate heat.
これにより、3D−LSI構造の内部で局所的に発生した熱をチップ1の積層方向及び面内方向の両方に効率良く移動させ、放熱させることが可能となり、3D−LSI構造の内部での局所的な温度上昇を抑制し、チップ1の発熱に起因する問題の発生を回避することが可能となる。
また、上述のように、熱伝導部品4を形状記憶合金からなる構造物7及び繊維8によって構成し、上述のようにして3D−LSI構造の内部に設けることで、チップ1を積層する際の位置合わせに影響を与えることなく、熱伝導性の高い繊維8を上下の2つのチップの表面のそれぞれに接触させ、熱伝導性の高い放熱経路を容易に形成できることになる。
As a result, the heat locally generated inside the 3D-LSI structure can be efficiently transferred to both the stacking direction and the in-plane direction of the chip 1 to dissipate heat, and the heat can be dissipated locally inside the 3D-LSI structure. It is possible to suppress an increase in temperature and avoid the occurrence of problems caused by heat generation of the chip 1.
Further, as described above, when the heat conductive component 4 is composed of the structure 7 and the fiber 8 made of a shape memory alloy and provided inside the 3D-LSI structure as described above, the chips 1 are laminated. The fibers 8 having high thermal conductivity can be brought into contact with each of the surfaces of the two upper and lower chips without affecting the alignment, and a heat dissipation path having high thermal conductivity can be easily formed.
次に、本実施形態にかかる電子装置の製造方法について説明する。
本実施形態の電子装置の製造方法は、複数の半導体チップ1が接続部2を介して3次元に積層された3次元積層構造を有する半導体装置3の複数の半導体チップ1の間の空間に、熱伝導部品4を挿入する工程[例えば図5(B)、図1(B)、図1(C)参照]と、熱伝導部品4を加熱する工程[例えば図5(C)参照]とを含む。
Next, a method of manufacturing the electronic device according to the present embodiment will be described.
The method for manufacturing an electronic device of the present embodiment is to create a space between a plurality of semiconductor chips 1 of a semiconductor device 3 having a three-dimensional laminated structure in which a plurality of semiconductor chips 1 are three-dimensionally laminated via a connection portion 2. A step of inserting the heat conductive component 4 [see, for example, FIG. 5 (B), FIG. 1 (B), FIG. 1 (C)] and a step of heating the heat conductive component 4 [see, for example, FIG. 5 (C)]. Including.
特に、熱伝導部品を挿入する工程では、形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材5と、凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材6とを備え、平坦になるように変形された構造物7と、複数の横材6の上側、下側に交互に位置するように、縦材5に沿って設けられ、形状記憶合金よりも熱伝導率の高い材料からなる繊維8とを備える熱伝導部品4を挿入する[例えば図5(B)、図1(B)、図1(C)参照]。 In particular, in the process of inserting the heat conductive component, a shape made of a shape memory alloy and having a plurality of wavy irregularities is memorized, and a plurality of vertical members 5 provided in parallel and the highest and lowest points of the irregularities The structure 7 is provided with a plurality of cross members 6 provided so as to connect the members, and the structure 7 is deformed to be flat, and the vertical members are alternately located on the upper and lower sides of the plurality of cross members 6. Insert the heat conductive component 4 provided along the line 5 and including the fiber 8 made of a material having a higher thermal conductivity than the shape memory alloy [for example, FIGS. 5 (B), 1 (B), 1 (C). )reference].
また、熱伝導部品4を加熱する工程では、熱伝導部品4を挟んで上下に位置する半導体チップ1の表面のそれぞれに複数の凹凸の最高点及び最低点に接続された複数の横材6が押しつけられて繊維8が接触するように、熱伝導部品4を波状の複数の凹凸を有する形状に回復させる形状回復温度まで加熱する[例えば図5(C)参照]。
また、熱伝導部品4を挿入する工程の後に、複数の半導体チップ1の間の空間に、アンダーフィル材9を充填する工程と、アンダーフィル材9を硬化温度まで加熱して硬化させる工程[例えば図5(C)参照]とを含むものとしても良い。
Further, in the step of heating the heat conductive component 4, a plurality of cross members 6 connected to the highest and lowest points of the plurality of irregularities are formed on the surfaces of the semiconductor chips 1 located above and below the heat conductive component 4. The heat conductive component 4 is heated to a shape recovery temperature that restores the shape to have a plurality of wavy irregularities so that the fibers 8 are pressed against each other [see, for example, FIG. 5 (C)].
Further, after the step of inserting the heat conductive component 4, a step of filling the space between the plurality of semiconductor chips 1 with the underfill material 9 and a step of heating the underfill material 9 to a curing temperature to cure it [for example, [See FIG. 5 (C)] may be included.
この場合、形状記憶合金の形状回復温度をアンダーフィル材9の硬化温度よりも低く設定し、アンダーフィル材9を硬化させる工程において、熱伝導部品4を加熱する工程も行なわれるようにすれば良い。
また、繊維8を、第1繊維8Aと、第1繊維8Aに対して横材6を挟んで上下方向の反対側に位置するように設けられた第2繊維8Bとを備えるものとし、熱伝導部品4を加熱する工程で、熱伝導部品4の形状を回復させると、第1繊維8A及び第2繊維8Bの一方は、熱伝導部品4を挟んで上下に位置する半導体チップ1の表面のそれぞれに接触し、第1繊維8A及び第2繊維8Bの他方は、熱伝導部品4を挟んで上下に位置する半導体チップ1の表面のそれぞれに接触せずに、半導体チップ1の間に位置するようにしても良い[例えば図5(C)参照]。
In this case, the shape recovery temperature of the shape memory alloy may be set lower than the curing temperature of the underfill material 9, and the step of heating the heat conductive component 4 may be performed in the step of curing the underfill material 9. ..
Further, the fiber 8 is provided with a first fiber 8A and a second fiber 8B provided so as to be located on the opposite side of the cross member 6 in the vertical direction with respect to the first fiber 8A, and heat conduction is provided. When the shape of the heat conductive component 4 is restored in the step of heating the component 4, one of the first fiber 8A and the second fiber 8B is located on the surface of the semiconductor chip 1 located above and below the heat conductive component 4, respectively. The other of the first fiber 8A and the second fiber 8B is located between the semiconductor chips 1 without contacting each of the surfaces of the semiconductor chips 1 located above and below the heat conductive component 4. [For example, see FIG. 5 (C)].
以下、上述のように構成される熱伝導部品、電子装置及びその製造方法について、具体例を挙げながら、より詳細に説明する。
本具体例では、例えば図3(A)、図3(B)に示すように、熱伝導部品4の構成要素である形状記憶合金からなる構造物(骨格)7は、2本の平行な縦材5の間を、縦材5とは直交する向きの多数の横材6によって接続した、はしご状の構造を有している。
Hereinafter, the heat conductive component, the electronic device, and the manufacturing method thereof configured as described above will be described in more detail with reference to specific examples.
In this specific example, as shown in FIGS. 3 (A) and 3 (B), for example, the structure (skeleton) 7 made of a shape memory alloy, which is a component of the heat conductive component 4, has two parallel vertical structures (skeletons) 7. It has a ladder-like structure in which the members 5 are connected by a large number of horizontal members 6 in directions orthogonal to the vertical members 5.
ここでは、多数の横材6は、互いに平行に、かつ、等間隔で配置されている。なお、これに限られるものではなく、縦材5の凹凸の最高点同士及び最低点同士を接続するように設けられていれば良い。
また、骨格7を構成する形状記憶合金の材料としては、Ni−Ti系合金を用いている。Ni−Ti系合金は、組成や加工条件を調整することによって、形状回復温度を室温から約100℃程度の温度範囲内で設定することが可能であり、後述の放熱経路の形成プロセスの構築に好適である。
Here, a large number of cross members 6 are arranged parallel to each other and at equal intervals. It should be noted that the present invention is not limited to this, and it may be provided so as to connect the highest points and the lowest points of the unevenness of the vertical member 5 to each other.
A Ni—Ti alloy is used as the material for the shape memory alloy constituting the skeleton 7. By adjusting the composition and processing conditions of Ni-Ti alloys, the shape recovery temperature can be set within the temperature range of about 100 ° C from room temperature, which is useful for constructing the heat dissipation path formation process described later. Suitable.
そして、形状記憶合金からなる骨格7に対して、例えば図3(A)、図3(B)に示すような形状を記憶させる処理を行なう。
具体的には、はしご状の構造を有する骨格7に対して、2本の縦材5が周期的に多数の凹凸を備えた波板状の形状になるように処理を行なう。
この際、横材6が、必ず、縦材5の凹凸の凸部の頂点(最高点及び最低点)同士を連結するように、2本の縦材5の凹凸と横材6の位置関係を調整する。つまり、横材6は、縦材5の上向きの凸部の最も高い位置(最高点)同士と、下向きの凸部の最も低い位置(最低点)同士を、それぞれ連結するように配置する。
Then, the skeleton 7 made of the shape memory alloy is subjected to a process of storing the shapes as shown in FIGS. 3 (A) and 3 (B), for example.
Specifically, the skeleton 7 having a ladder-like structure is processed so that the two vertical members 5 periodically have a corrugated plate-like shape having a large number of irregularities.
At this time, the positional relationship between the unevenness of the two vertical members 5 and the horizontal member 6 is set so that the horizontal member 6 always connects the vertices (highest point and lowest point) of the convex portion of the unevenness of the vertical member 5. adjust. That is, the horizontal member 6 is arranged so that the highest position (highest point) of the upward convex portion of the vertical member 5 and the lowest position (lowest point) of the downward convex portion are connected to each other.
ここでは、形状を記憶させるための処理は、骨格7を、図3(A)、図3(B)に示すような形状を維持するよう型などで押さえつけて拘束したうえで、約400〜約500℃に加熱した状態で約10分間〜約30分間保持したのち、室温まで冷却することで行なう。
ここで、骨格7を波板状の形状に成形する加工において、縦材5の変形量が急峻であると、形状回復効果が良好に発揮されないおそれがあるため、縦材5の凹凸の曲率を定める際には、例えば変形歪量が約7〜約8%を超えないようにすることが望ましい。
Here, in the process for memorizing the shape, the skeleton 7 is restrained by pressing with a mold or the like so as to maintain the shape as shown in FIGS. 3 (A) and 3 (B), and then about 400 to about 400 to about. It is carried out by holding it in a state of being heated to 500 ° C. for about 10 minutes to about 30 minutes and then cooling it to room temperature.
Here, in the process of forming the skeleton 7 into a corrugated plate shape, if the amount of deformation of the vertical member 5 is steep, the shape recovery effect may not be exhibited well. Therefore, the curvature of the unevenness of the vertical member 5 is changed. When determining, for example, it is desirable that the amount of deformation strain does not exceed about 7 to about 8%.
なお、波板状の凹凸を備えるように形状記憶処理が行なわれるのは、実際には縦材5に対してだけであって、横材6には形状記憶合金としての特性は求められないため、横材6は必ずしも形状記憶合金で構成される必要はない。しかしながら、形状記憶合金からなる縦材5と異なる材料からなる横材6とを接合して、図3(A)、図3(B)に示すようなはしご状の構造を形成することは、かえって複雑な工程が必要となるため、実際には、縦材5と横材6とを同一の形状記憶合金の母材から成形するのが簡便である。 It should be noted that the shape memory processing is actually performed only on the vertical member 5 so as to have corrugated unevenness, and the cross member 6 is not required to have the characteristics as a shape memory alloy. The cross member 6 does not necessarily have to be made of a shape memory alloy. However, joining a vertical member 5 made of a shape memory alloy and a horizontal member 6 made of a different material to form a ladder-like structure as shown in FIGS. 3 (A) and 3 (B) is rather possible. Since a complicated process is required, it is actually convenient to mold the vertical member 5 and the horizontal member 6 from the same shape memory alloy base material.
上述のようにして、熱伝導部品4の骨格7に対して、図3(A)、図3(B)に示すような形状を記憶させる処理を行なったら、この骨格全体に応力を加えて、波板状の凹凸が平坦に延ばされるように変形させる。
ここで、形状記憶合金は、室温下で容易に変形させることが可能であるため、例えば、図3に示すような形状の骨格の全体を平板で押しつぶせば、縦材に与えた波板状の凹凸が失われて、骨格全体を平坦なはしご状の形状とすることができる。
As described above, when the skeleton 7 of the heat conductive component 4 is subjected to the process of memorizing the shapes as shown in FIGS. 3 (A) and 3 (B), stress is applied to the entire skeleton. It is deformed so that the corrugated unevenness is spread flat.
Here, since the shape memory alloy can be easily deformed at room temperature, for example, if the entire skeleton having the shape shown in FIG. 3 is crushed with a flat plate, the corrugated plate shape given to the vertical member is formed. The unevenness of the skeleton is lost, and the entire skeleton can be formed into a flat ladder-like shape.
このようにして、波板状の凹凸を備えた形状を記憶させたのち、図4(A)、図4(B)に示すように、平坦に変形させた骨格7に対して、熱伝導性の高い繊維8(繊維状の部材)を縦材5に平行な方向に編み込む。
このように、平坦に変形させた骨格7に対して繊維8を編み込むようにしているのは、波板状の凹凸を備えた形状のままで繊維8を編み込み、その後に、例えばプレスなどによって応力を加えて平坦に変形させると、その際に、繊維8が切れてしまうおそれがあるからである。
In this way, after memorizing the shape having the corrugated plate-like unevenness, as shown in FIGS. 4 (A) and 4 (B), the thermal conductivity with respect to the flatly deformed skeleton 7. High fiber 8 (fibrous member) is woven in a direction parallel to the vertical member 5.
In this way, the fibers 8 are woven into the flatly deformed skeleton 7 by knitting the fibers 8 in a shape having corrugated unevenness, and then applying stress by, for example, pressing. In addition, if the fiber 8 is deformed flat, the fiber 8 may be cut at that time.
なお、図4(A)、図4(B)では、骨格7に4本の繊維8を編み込む場合を例に挙げて示している。
この具体例では、熱伝導性の高い繊維8を、隣り合う横材6の上側と下側を交互に通過するように通して編み込む。ある横材6の上側を通過したら、その隣の横材6では下側を通過し、さらにその隣では再び横材6の上側を通過するというようにする。
In addition, in FIG. 4A and FIG. 4B, the case where four fibers 8 are woven into the skeleton 7 is shown as an example.
In this specific example, the fibers 8 having high thermal conductivity are woven by passing them through the upper side and the lower side of the adjacent cross members 6 alternately. After passing the upper side of a certain cross member 6, the cross member 6 next to the cross member 6 passes the lower side, and then the cross member 6 next to the cross member 6 passes the upper side of the cross member 6 again.
また、繊維6を2つのグループ、即ち、繊維(第1繊維)8Aと繊維(第2繊維)8Bのグループに分ける。
そして、骨格7の横材6に繊維8を編み込む際に、2つの繊維8A、8Bのグループの間で、同じ横材6の上側・下側の通過する側が互いに逆になるようにする。
例えば、繊維8Aのグループが、ある横材6を起点として、その横材6の上、下、上、下・・・のように通過するよう編み込まれていたら、もう一方の繊維8Bのグループは、同じ位置の横材6の下、上、下、上・・・のように通過するように編み込むようにする。
Further, the fiber 6 is divided into two groups, that is, a fiber (first fiber) 8A and a fiber (second fiber) 8B.
Then, when the fibers 8 are woven into the cross member 6 of the skeleton 7, the upper and lower passing sides of the same cross member 6 are reversed between the two groups of the fibers 8A and 8B.
For example, if a group of fibers 8A is woven so as to start from a certain cross member 6 and pass through the cross member 6 as above, below, above, below, and so on, the other group of fibers 8B is , The bottom, top, bottom, top, etc. of the cross member 6 at the same position are woven so as to pass through.
こうすることで、どの横材6においても、上側・下側の両方に、熱伝導性の高い繊維8が通ることになる。
これにより、骨格7を平坦に変形させた状態で、縦材5の上向きの凸部(最高点)に設けられている横材6がどれで、縦材5の下向きの凸部(最低点)に設けられている横材6がどれであるかがわからなくても、いずれか一方のグループの繊維8A又は8Bが横材6とチップ1の表面との間に挟まれてチップ1の表面に接触するようにすることができる。このため、繊維8の編み込みが容易になる。
By doing so, the fibers 8 having high thermal conductivity pass through both the upper side and the lower side of any of the cross members 6.
As a result, in a state where the skeleton 7 is deformed flat, which is the horizontal member 6 provided on the upward convex portion (highest point) of the vertical member 5, and which is the downward convex portion (lowest point) of the vertical member 5. Even if it is not known which of the cross members 6 is provided in, one of the groups of fibers 8A or 8B is sandwiched between the cross members 6 and the surface of the chip 1 and is placed on the surface of the chip 1. Can be contacted. Therefore, the fiber 8 can be easily woven.
なお、骨格7を平坦に変形させた状態で、縦材5の上向きの凸部(最高点)に設けられている横材6がどれで、縦材5の下向きの凸部(最低点)に設けられている横材6がどれであるかがわかる場合には、グループに分けることなく、全ての繊維8を、隣り合う横材6の上側と下側を交互に通過するように、編み込めば良い。
なお、ここでは、横材6の上下を逆に通すことを示すために、熱伝導性の高い繊維8を、繊維8Aと繊維8Bの2つのグループに分け、異なる符合をつけて示しているが、繊維8Aと繊維8Bの間には、横材6の上下のどちらを通すか以外には差はなく、両者はまったく同じ素材でできた同じ繊維である。
In addition, in a state where the skeleton 7 is deformed flat, which is the horizontal member 6 provided in the upward convex portion (highest point) of the vertical member 5, and which is the downward convex portion (lowest point) of the vertical member 5. When it is known which of the provided cross members 6 is, all the fibers 8 are woven so as to alternately pass through the upper side and the lower side of the adjacent cross members 6 without dividing into groups. Just do it.
Here, in order to show that the cross member 6 is passed upside down, the fibers 8 having high thermal conductivity are divided into two groups, the fibers 8A and the fibers 8B, and are shown with different codes. There is no difference between the fibers 8A and the fibers 8B except for the upper or lower side of the cross member 6, and both are the same fibers made of exactly the same material.
また、ここでは、骨格7に編み込んだ繊維8の数は4本としているが、骨格7に編み込む繊維8の数はこの限りではなく、特に骨格7の横材6の長さなどに応じて、可能な範囲で自由に増減して構わない。
次に、上述のようにして作製された熱伝導部品4を用いて、3次元積層構造を有する半導体装置3を備える電子装置において放熱経路を形成する方法、即ち、本具体例の電子装置の製造方法について、図5(A)〜図5(C)を参照しながら説明する。
Further, here, the number of fibers 8 woven into the skeleton 7 is four, but the number of fibers 8 woven into the skeleton 7 is not limited to this, and in particular, depending on the length of the cross member 6 of the skeleton 7 and the like. You can increase or decrease as much as you can.
Next, a method of forming a heat dissipation path in an electronic device including a semiconductor device 3 having a three-dimensional laminated structure using the heat conductive component 4 manufactured as described above, that is, manufacturing the electronic device of this specific example. The method will be described with reference to FIGS. 5 (A) to 5 (C).
なお、ここでは、上述のようにして作製された熱伝導部品4を用いて、3D−LSI構造を構成する複数のチップ1のうち上下で隣接する2つのチップ間に放熱経路を形成する場合を例に挙げて説明する。
まず、図5(A)に示すように、複数のチップ1を、接続部2を介して、3次元に積層して、3D−LSI構造を有する半導体装置3を作製する[例えば図1(A)参照]。
Here, the case where the heat conductive component 4 manufactured as described above is used to form a heat dissipation path between two vertically adjacent chips 1 among a plurality of chips 1 constituting the 3D-LSI structure. Let's take an example.
First, as shown in FIG. 5 (A), a plurality of chips 1 are three-dimensionally laminated via a connecting portion 2 to manufacture a semiconductor device 3 having a 3D-LSI structure [for example, FIG. 1 (A). )reference].
ここでは、図5(A)に示すように、上下で隣接する2つのチップ1、即ち、上チップと下チップのそれぞれに設けられた接続端子10(電極;例えばCuピラーやバンプなど)同士をはんだ11によって接合することによって、複数のチップ1を、接続部2を介して、3次元に積層して、3D−LSI構造を有する半導体装置3を作製する。
このような3D−LSI構造を有する半導体装置3では、上下の2つのチップ1は、接続端子10及びはんだ11によって構成される接続部2によって電気的に接続される。また、図示していないが、チップ1の表面側と裏面側は、チップ1を貫通するように形成されたTSV(Through Silicon Via)によって接続される。
Here, as shown in FIG. 5A, two chips 1 adjacent to each other on the upper and lower sides, that is, connection terminals 10 (electrodes; for example, Cu pillars and bumps) provided on the upper chip and the lower chip are connected to each other. By joining with solder 11, a plurality of chips 1 are three-dimensionally laminated via the connecting portion 2 to produce a semiconductor device 3 having a 3D-LSI structure.
In the semiconductor device 3 having such a 3D-LSI structure, the upper and lower chips 1 are electrically connected by a connecting portion 2 composed of a connecting terminal 10 and a solder 11. Although not shown, the front surface side and the back surface side of the chip 1 are connected by a TSV (Through Silicon Via) formed so as to penetrate the chip 1.
また、このような3D−LSI構造を有する半導体装置3では、複数のチップ(LSIチップ)1を、従来のように回路基板上に二次元的に並べて配置するのではなく、チップ面に対して垂直な方向に重ねるように3次元的に積層するため、集積度を飛躍的に向上させることができる。
なお、上下の2つのチップ1の間の接続部2が存在しないところは何もない空洞となっている。
Further, in the semiconductor device 3 having such a 3D-LSI structure, a plurality of chips (LSI chips) 1 are not arranged two-dimensionally on the circuit board as in the conventional case, but are arranged on the chip surface. Since the layers are three-dimensionally stacked so as to overlap in the vertical direction, the degree of integration can be dramatically improved.
It should be noted that there is nothing in the place where the connecting portion 2 between the upper and lower chips 1 does not exist.
次に、上下の2つのチップ1の間にできた空間、即ち、上下の2つのチップ1を接続する複数の接続部2の間の空間に、図5(B)に示すように、上述のようにして作製された熱伝導部品4を挿入する。
この際、チップ間を電気的に接続している接続部2の間にショートが発生しないように、熱伝導部品4は、接続部2に接触しないように配置する。
Next, as shown in FIG. 5B, the above-mentioned space is formed between the two upper and lower chips 1, that is, the space between the plurality of connecting portions 2 connecting the upper and lower chips 1. The heat conductive component 4 produced in this manner is inserted.
At this time, the heat conductive component 4 is arranged so as not to come into contact with the connecting portion 2 so that a short circuit does not occur between the connecting portions 2 that electrically connect the chips.
例えば図1(B)に示すように、平面的にはアレイ状に配置されている接続部2の存在しない部分に、複数の熱伝導部品4を並べて平行に配置しても良いし、例えば図1(C)に示すように、これらに対して直交する向きにも複数の熱伝導部品4を配置して、メッシュ状に配置しても良い。なお、挿入する熱伝導部品4の数は必要に応じて任意に決めれば良い。 For example, as shown in FIG. 1 (B), a plurality of heat conductive components 4 may be arranged side by side and arranged in parallel in a portion where the connecting portions 2 which are arranged in an array in a plane do not exist. As shown in 1 (C), a plurality of heat conductive components 4 may be arranged in a direction orthogonal to these and arranged in a mesh shape. The number of heat conductive parts 4 to be inserted may be arbitrarily determined as needed.
次に、上述のようにして熱伝導部品4を挿入した状態で、図5(C)に示すように、上下の2つのチップ1の間の空間に、例えば熱硬化型のアンダーフィル材9を未硬化の液体の状態で充填する。
そして、アンダーフィル材9を硬化させる目的で、全体を加熱する。
この加熱によって、熱伝導部品4の温度も上昇を開始し、やがて熱伝導部品4の骨格7を構成する形状記憶合金の形状回復温度を上回る温度に到達する。
Next, with the heat conductive component 4 inserted as described above, for example, a thermosetting underfill material 9 is placed in the space between the upper and lower chips 1 as shown in FIG. 5 (C). Fill in an uncured liquid state.
Then, the whole is heated for the purpose of curing the underfill material 9.
By this heating, the temperature of the heat conductive component 4 also starts to rise, and eventually reaches a temperature higher than the shape recovery temperature of the shape memory alloy constituting the skeleton 7 of the heat conductive component 4.
そうすると、熱伝導部品4の骨格7の縦材5は、記憶していた波板状の周期的な多数の凹凸を備えた形状に復元する。
ここでは、骨格7の縦材5の凹凸の凸部の頂点(最高点及び最低点)の位置には、2本の縦材5の間に渡されるように複数の横材6が配置されている。
そして、上述したように繊維8をグループに分けて編み込む場合、複数の横材6のチップ1の表面と対向する側には、必ず、繊維8A又は繊維8Bのどちらかが通っていることになる。
Then, the vertical member 5 of the skeleton 7 of the heat conductive component 4 is restored to a shape having a large number of memorized corrugated periodic irregularities.
Here, a plurality of horizontal members 6 are arranged so as to be passed between the two vertical members 5 at the positions of the vertices (highest and lowest points) of the convex portions of the vertical members 5 of the skeleton 7. There is.
When the fibers 8 are divided into groups and woven as described above, either the fibers 8A or the fibers 8B always pass through the side of the plurality of cross members 6 facing the surface of the chips 1. ..
このため、骨格7の縦材5の形状が復元することで、繊維8A又は8Bのどちらかのグループが、横材6と上下のチップ1のそれぞれの表面との間に挟まれ、上下のチップ1のそれぞれの表面に押し当てられて、上下のチップ1のそれぞれの表面に接触することになる。
例えば、図5(C)中、符号Xで示す位置では、骨格7の横材6によって、一方のグループの繊維8Aが上側のチップ1の表面に押し当てられている一方、図5(C)中、符号Yで示す位置では、横材6によって、同じグループの繊維Aが下側のチップ1の表面に押し当てられている。このように、すべての横材6によって、一方のグループの繊維8Aが、上下のチップ1のそれぞれの表面に交互に押し当てられている。
Therefore, by restoring the shape of the vertical member 5 of the skeleton 7, either the group of the fibers 8A or 8B is sandwiched between the horizontal member 6 and the respective surfaces of the upper and lower chips 1, and the upper and lower chips are sandwiched. It is pressed against each surface of 1 and comes into contact with each surface of the upper and lower chips 1.
For example, in FIG. 5 (C), at the position indicated by reference numeral X, one group of fibers 8A is pressed against the surface of the upper chip 1 by the cross member 6 of the skeleton 7, while FIG. 5 (C) shows. At the position indicated by the symbol Y, the fibers A of the same group are pressed against the surface of the lower chip 1 by the cross member 6. In this way, the fibers 8A of one group are alternately pressed against the respective surfaces of the upper and lower chips 1 by all the cross members 6.
これにより、上下のチップ1の両方の表面に、一方のグループの繊維8Aが押し当てられていることによって、一方のグループの繊維8Aを介して、上下のチップ間の熱の移動を助ける熱伝導に優れた多数の放熱経路が形成される。
また、一方のグループの繊維8Aは、上下のチップ間の熱の移動を容易にするだけでなく、チップ1の面内方向への熱の移動も助ける効果がある。
As a result, the fibers 8A of one group are pressed against both surfaces of the upper and lower chips 1, so that heat conduction that assists the transfer of heat between the upper and lower chips through the fibers 8A of one group. A large number of excellent heat dissipation paths are formed.
Further, the fibers 8A of one group not only facilitate the transfer of heat between the upper and lower chips, but also have the effect of assisting the transfer of heat in the in-plane direction of the chips 1.
また、上述したように繊維8をグループに分けて編み込む場合、他方のグループの繊維8Bは、上下のチップ1の表面に接触することはなく、チップ間の熱の移動には寄与しないものの、一方のグループの繊維8Aとともにアンダーフィル材9の内部に残存し、アンダーフィル材9の内部においてチップ面内方向での熱の移動を助ける役割を果たすことになる。 Further, when the fibers 8 are divided into groups and knitted as described above, the fibers 8B of the other group do not come into contact with the surfaces of the upper and lower chips 1 and do not contribute to heat transfer between the chips, but one of them. It remains inside the underfill material 9 together with the fibers 8A of the group, and plays a role of assisting the heat transfer in the in-plane direction of the chip inside the underfill material 9.
なお、繊維8A及び繊維8Bを、チップ1が積層されている範囲だけでなく、3D−LSIの積層構造の外側にまで引き延ばしておくことにより、アンダーフィル材9の内部から熱を導き出して外部に放出させることも可能である。
そして、アンダーフィル材9が完全に硬化すると、上下のチップ1の表面に繊維8が押し当てられた状態で、熱伝導部品4の位置、即ち、縦材5、横材6、繊維8の位置が固定される。
By extending the fibers 8A and 8B not only to the range where the chips 1 are laminated but also to the outside of the laminated structure of the 3D-LSI, heat is derived from the inside of the underfill material 9 to the outside. It is also possible to release it.
Then, when the underfill material 9 is completely cured, the positions of the heat conductive component 4, that is, the positions of the vertical member 5, the horizontal member 6, and the fiber 8 in a state where the fibers 8 are pressed against the surfaces of the upper and lower chips 1. Is fixed.
なお、アンダーフィル材9は、例えば絶縁性の樹脂組成物であり、積層したチップ間を機械的に固定するとともに、チップ間の接続部2を封止して保護する役割を果たす。
また、上述のようなプロセスによって作製する場合には、アンダーフィル材9が完全に硬化する前に、液状のアンダーフィル材9の内部で熱伝導部品4の骨格7を構成する形状記憶合金の形状回復が行なわれるように、アンダーフィル材9の硬化温度に対して、形状記憶合金の形状回復温度を低く設定することになる。
The underfill material 9 is, for example, an insulating resin composition, and plays a role of mechanically fixing the laminated chips and sealing and protecting the connecting portion 2 between the chips.
Further, in the case of producing by the process as described above, the shape of the shape memory alloy constituting the skeleton 7 of the heat conductive component 4 inside the liquid underfill material 9 before the underfill material 9 is completely cured. The shape recovery temperature of the shape memory alloy is set lower than the curing temperature of the underfill material 9 so that the recovery is performed.
例えば、一般的な熱硬化型のエポキシ樹脂の硬化温度は約百数十℃程度であるため、Ni−Ti系の形状記憶合金を用いる場合、その形状回復温度を約100℃前後に設定しておけば、上述したようなプロセスを構築することができる。
また、熱伝導部品4の骨格7に編み込む熱伝導性の高い繊維8(繊維状の素材)としては、例えば、熱伝導率約398W/(m・K)の銅、熱伝導率約429W/(m・K)の銀、熱伝導率約310W/(m・K)の金などの純金属の繊維を利用すれば、極めて効果的な放熱経路の形成が可能である。
For example, since the curing temperature of a general thermosetting epoxy resin is about one hundred and several tens of degrees Celsius, when using a Ni—Ti-based shape memory alloy, the shape recovery temperature is set to about 100 ° C. Then, the process as described above can be constructed.
Further, as the fiber 8 (fibrous material) having high thermal conductivity to be woven into the skeleton 7 of the thermal conductive component 4, for example, copper having a thermal conductivity of about 398 W / (m · K) and thermal conductivity of about 429 W / ( By using pure metal fibers such as m · K) silver and gold having a thermal conductivity of about 310 W / (m · K), it is possible to form an extremely effective heat dissipation path.
また、これらの純金属の繊維を利用することによって、チップ間の熱伝導を向上させることができるばかりでなく、シリコンの熱伝導率が約168W/(m・K)であることから、チップ面内方向での熱伝導の向上にも大きく寄与すると考えられる。
さらに、約1000W/(m・K)を上回る熱伝導率を備えたピッチ系の炭素繊維を活用することにより、さらに効率の高い放熱経路の形成も可能となる。
Further, by using these pure metal fibers, not only the heat conduction between the chips can be improved, but also the heat conductivity of silicon is about 168 W / (m · K), so that the chip surface It is considered to greatly contribute to the improvement of heat conduction in the inward direction.
Furthermore, by utilizing pitch-based carbon fibers having a thermal conductivity exceeding about 1000 W / (m · K), it is possible to form a more efficient heat dissipation path.
ところで、上述のように構成される熱伝導部品4を用いて上下のチップ間に放熱経路を形成しているのは、以下の理由による。
3D−LSI構造では、個々のLSIチップで発生する熱をどのようにして逃がし、冷却するかが問題となる。
例えば、積層構造の上端又は下端に位置するLSIチップは、放熱フィンや回路基板に直接接触させることによって、放熱経路を設けることができるため、これらの位置にあるチップで発生する熱を3D−LSI構造の外部に逃がすことは比較的容易である。
By the way, the reason why the heat conductive component 4 configured as described above is used to form a heat dissipation path between the upper and lower chips is as follows.
In the 3D-LSI structure, the problem is how to release the heat generated in each LSI chip and cool it.
For example, an LSI chip located at the upper end or the lower end of a laminated structure can be provided with a heat radiation path by directly contacting the heat radiation fin or the circuit board, so that the heat generated by the chip at these positions can be generated by the 3D-LSI. It is relatively easy to escape to the outside of the structure.
しかしながら、他のLSIチップによって上下から挟まれた位置にあるLSIチップは、放熱経路を設けることが難しいため、このような位置にあるLSIチップで発生する熱を効率良く3D−LSI構造の外部に逃がすことは困難である。
このような位置に、例えばCPUのような発熱量の大きい素子が配置された場合には、チップの局所的な温度上昇がもたらす動作不良や故障などの深刻な問題が生じることが懸念される。
However, since it is difficult to provide a heat dissipation path for an LSI chip located at a position sandwiched from above and below by another LSI chip, heat generated by the LSI chip at such a position can be efficiently transferred to the outside of the 3D-LSI structure. It is difficult to escape.
When an element having a large heat generation amount such as a CPU is arranged at such a position, there is a concern that serious problems such as malfunction and failure caused by a local temperature rise of the chip may occur.
これを踏まえて、チップ間に設けられるアンダーフィル材の熱伝導性を高めることが考えられる。
ここで、アンダーフィル材は、一般的には絶縁性の樹脂組成物を硬化させて設けられるが、その樹脂組成物には、例えば、熱硬化型のエポキシ樹脂に、様々な材質、形状のフィラーを分散させたものが使用される。
Based on this, it is conceivable to increase the thermal conductivity of the underfill material provided between the chips.
Here, the underfill material is generally provided by curing an insulating resin composition, and the resin composition includes, for example, a thermosetting epoxy resin and fillers of various materials and shapes. Is used.
そして、フィラーの材質、形状、配合比率などを設定することによって、硬化後の樹脂組成物に様々な特性を付与することができる。例えば、硬化後の樹脂組成物の熱伝導性を高める目的の場合には、熱伝導性の高い材質のフィラーが用いられる。
しかしながら、このように熱伝導性を高めるための工夫を施した樹脂組成物を、アンダーフィル材としてチップ間に充填したとしても、チップ間での熱伝導を劇的に改善することは難しい。
Then, by setting the material, shape, blending ratio, etc. of the filler, various properties can be imparted to the cured resin composition. For example, for the purpose of increasing the thermal conductivity of the cured resin composition, a filler made of a material having high thermal conductivity is used.
However, even if the resin composition devised to increase the thermal conductivity is filled between the chips as an underfill material, it is difficult to dramatically improve the thermal conductivity between the chips.
例えば、標準的なエポキシ樹脂単体での熱伝導率は約0.2〜約0.3W/(m・K)であるが、その内部に熱伝導性の高い無機フィラーなどを分散させても、熱伝導率は約4〜約5W/(m・K)程度に引き上げるのが精一杯である。
この熱伝導率は、シリコンの熱伝導率約168W/(m・K)や銅の熱伝導率約398W/(m・K)と比較すると圧倒的に低く、アンダーフィル材の存在が、積層されたチップ間での熱伝導の大きな妨げとなっている。
For example, the thermal conductivity of a standard epoxy resin alone is about 0.2 to about 0.3 W / (m · K), but even if an inorganic filler with high thermal conductivity is dispersed inside it, It is best to raise the thermal conductivity to about 4 to about 5 W / (m · K).
This thermal conductivity is overwhelmingly lower than the thermal conductivity of silicon of about 168 W / (m · K) and the thermal conductivity of copper of about 398 W / (m · K), and the presence of the underfill material is laminated. It is a major obstacle to heat conduction between the chips.
そこで、上述のように構成される熱伝導部品4を用いて上下のチップ間に放熱経路を形成している。
したがって、本実施形態にかかる電子装置及びその製造方法、熱伝導部品は、積層されたチップ間で個々のチップが発生した熱を効率良く伝導させ、十分な放熱効果が得られるようにすることができるという効果を有する。
Therefore, the heat conductive component 4 configured as described above is used to form a heat dissipation path between the upper and lower chips.
Therefore, the electronic device, its manufacturing method, and the heat conductive component according to the present embodiment can efficiently conduct the heat generated by the individual chips between the laminated chips so that a sufficient heat dissipation effect can be obtained. It has the effect of being able to do it.
特に、複数のLSIチップ1を積層して作製する3D−LSI構造に対して、チップ間及びチップ面内での熱伝導を向上させる放熱経路を形成するための手段が提供され、積層されたLSIチップ1の内部で発生した熱を効率良く伝導させ、局所的な温度上昇を防止できるとともに、チップ1の積層構造の外部へと熱を放出させるための経路も形成することが可能となる。 In particular, for a 3D-LSI structure produced by stacking a plurality of LSI chips 1, a means for forming a heat dissipation path for improving heat conduction between the chips and in the chip surface is provided, and the stacked LSIs are provided. The heat generated inside the chip 1 can be efficiently conducted to prevent a local temperature rise, and a path for releasing the heat to the outside of the laminated structure of the chip 1 can also be formed.
なお、上述の実施形態では、アンダーフィル材9を充填し、アンダーフィル材9の硬化温度に対して熱伝導部品4を構成する形状記憶合金の形状回復温度を低く設定し、アンダーフィル材9を加熱して硬化させる際に熱伝導部品4の形状を回復させるようにしているが、これに限られるものではない。
例えば、アンダーフィル材9を加熱して硬化させる工程とは別に、熱伝導部品4をその形状を回復させる形状回復温度まで加熱する工程を設けても良い。
In the above-described embodiment, the underfill material 9 is filled, the shape recovery temperature of the shape memory alloy constituting the heat conductive component 4 is set lower than the curing temperature of the underfill material 9, and the underfill material 9 is used. The shape of the heat conductive component 4 is restored when it is heated and cured, but the present invention is not limited to this.
For example, apart from the step of heating and curing the underfill material 9, a step of heating the heat conductive component 4 to a shape recovery temperature for recovering its shape may be provided.
この場合、熱伝導部品4を構成する形状記憶合金の形状回復温度を、アンダーフィル材9の硬化温度と関係なく設定することが可能となる。また、例えばアンダーフィル材9を用いない場合にも上述のように構成される熱伝導部品4を用いることが可能となる。また、熱伝導部品4を構成する形状記憶合金の形状を回復させた後、温度が下がっても、その形状が保持されるものとしておけば、アンダーフィル材9を硬化させることで、その形状を保持しなくても良くなる。 In this case, the shape recovery temperature of the shape memory alloy constituting the heat conductive component 4 can be set regardless of the curing temperature of the underfill material 9. Further, for example, even when the underfill material 9 is not used, the heat conductive component 4 configured as described above can be used. Further, if the shape of the shape memory alloy constituting the heat conductive component 4 is restored and then the shape is maintained even if the temperature drops, the shape can be changed by curing the underfill material 9. You don't have to hold it.
また、例えば、上下の2つのチップ1をはんだ接合する際の加熱、即ち、はんだをリフローさせるための加熱を利用して、熱伝導部品4の形状を回復させるようにしても良い。この場合、上下の2つのチップ1をはんだ接合する前に、上述のように構成される熱伝導部品4を上下の2つのチップ1の間の空間に挿入しておき、はんだリフロー温度に対して熱伝導部品4を構成する形状記憶合金の形状回復温度を低く設定しておき、はんだをリフローさせるための加熱の際に熱伝導部品4の形状を回復させるようにすれば良い。この場合、上下のチップ1の位置がずれるおそれがあるため、位置ずれを防止する機構を設けるのが好ましい。 Further, for example, the shape of the heat conductive component 4 may be restored by utilizing heating when soldering the upper and lower two chips 1, that is, heating for reflowing the solder. In this case, before the upper and lower two chips 1 are solder-bonded, the heat conductive component 4 configured as described above is inserted into the space between the upper and lower chips 1 so as to the solder reflow temperature. The shape recovery temperature of the shape memory alloy constituting the heat conductive component 4 may be set low so that the shape of the heat conductive component 4 can be recovered during heating for reflowing the solder. In this case, since the positions of the upper and lower chips 1 may be displaced, it is preferable to provide a mechanism for preventing the displacement.
なお、本発明は、上述した実施形態に記載した構成に限定されるものではなく、本発明の趣旨を逸脱しない範囲で種々変形することが可能である。
以下、上述の実施形態に関し、更に、付記を開示する。
(付記1)
複数の半導体チップが接続部を介して3次元に積層された3次元積層構造を有する半導体装置と、
前記複数の半導体チップの間の空間に設けられた熱伝導部品とを備え、
前記熱伝導部品は、
形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材と、前記凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材とを備える構造物と、
前記複数の横材の上側、下側に交互に位置するように、前記縦材に沿って設けられ、前記形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備え、
前記縦材が波状の複数の凹凸を有する形状になって、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに前記複数の凹凸の最高点及び最低点に接続された前記複数の横材が押しつけられて前記繊維が接触した状態になっていることを特徴とする電子装置。
The present invention is not limited to the configuration described in the above-described embodiment, and various modifications can be made without departing from the spirit of the present invention.
Hereinafter, additional notes will be disclosed with respect to the above-described embodiment.
(Appendix 1)
A semiconductor device having a three-dimensional laminated structure in which a plurality of semiconductor chips are three-dimensionally laminated via a connection portion, and
It is provided with a heat conductive component provided in the space between the plurality of semiconductor chips.
The heat conductive component is
A shape memory alloy is used to store a shape having a plurality of wavy irregularities, and a plurality of vertical members provided in parallel and a plurality of horizontal members provided so as to connect the highest points and the lowest points of the irregularities. Structures with materials and
It is provided along the vertical member so as to be alternately located on the upper side and the lower side of the plurality of horizontal members, and includes fibers made of a material having a higher thermal conductivity than the shape memory alloy.
The vertical member has a shape having a plurality of wavy irregularities, and is connected to the highest point and the lowest point of the plurality of irregularities on each of the surfaces of the semiconductor chips located above and below the heat conductive component. An electronic device characterized in that a plurality of cross members are pressed against each other and the fibers are in contact with each other.
(付記2)
前記複数の半導体チップの間の空間に充填され、硬化されたアンダーフィル材を備えることを特徴とする、付記1に記載の電子装置。
(付記3)
前記繊維は、第1繊維と、前記第1繊維に対して前記横材を挟んで上下方向の反対側に位置するように設けられた第2繊維とを備え、
前記縦材が波状の複数の凹凸を有する形状になった状態で、前記第1繊維及び前記第2繊維の一方は、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに接触しており、前記第1繊維及び前記第2繊維の他方は、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに接触せずに、前記半導体チップの間に位置していることを特徴とする、付記1又は2に記載の電子装置。
(Appendix 2)
The electronic device according to Appendix 1, wherein the space between the plurality of semiconductor chips is filled with a cured underfill material.
(Appendix 3)
The fiber includes a first fiber and a second fiber provided so as to be located on the opposite side of the cross member in the vertical direction with respect to the first fiber.
In a state where the vertical member has a shape having a plurality of wavy irregularities, one of the first fiber and the second fiber is placed on each of the surfaces of the semiconductor chips located above and below the heat conductive component. The first fiber and the other of the second fibers are in contact with each other and are located between the semiconductor chips without contacting each of the surfaces of the semiconductor chips located above and below the heat conductive component. The electronic device according to Appendix 1 or 2, wherein the electronic device is characterized by the above.
(付記4)
前記形状記憶合金は、Ni−Ti系合金であることを特徴とする、付記1〜3のいずれか1項に記載の電子装置。
(付記5)
前記繊維は、金属繊維又は炭素繊維であることを特徴とする、付記1〜4のいずれか1項に記載の電子装置。
(Appendix 4)
The electronic device according to any one of Appendix 1 to 3, wherein the shape memory alloy is a Ni—Ti alloy.
(Appendix 5)
The electronic device according to any one of Appendix 1 to 4, wherein the fiber is a metal fiber or a carbon fiber.
(付記6)
形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材と、前記凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材とを備え、平坦になるように変形された構造物と、
前記複数の横材の上側、下側に交互に位置するように、前記縦材に沿って設けられ、前記形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備えることを特徴とする熱伝導部品。
(Appendix 6)
A shape memory alloy is used to store a shape having a plurality of wavy irregularities, and a plurality of vertical members provided in parallel and a plurality of lateral members provided so as to connect the highest points and the lowest points of the irregularities. A structure that has a material and is deformed to be flat,
It is characterized in that it is provided along the vertical member so as to be alternately located on the upper side and the lower side of the plurality of horizontal members, and includes fibers made of a material having a higher thermal conductivity than the shape memory alloy. Thermal conductivity parts.
(付記7)
前記繊維は、第1繊維と、前記第1繊維に対して前記横材を挟んで上下方向の反対側に位置するように設けられた第2繊維とを備えることを特徴とする、付記6に記載の熱伝導部品。
(付記8)
前記形状記憶合金は、Ni−Ti系合金であることを特徴とする、付記6又は7に記載の熱伝導部品。
(Appendix 7)
The fiber is characterized by including a first fiber and a second fiber provided so as to be located on the opposite side in the vertical direction with respect to the first fiber with the cross member interposed therebetween. The heat conductive component described.
(Appendix 8)
The heat conductive component according to Appendix 6 or 7, wherein the shape memory alloy is a Ni—Ti alloy.
(付記9)
前記繊維は、金属繊維又は炭素繊維であることを特徴とする、付記6〜8のいずれか1項に記載の熱伝導部品。
(付記10)
複数の半導体チップが接続部を介して3次元に積層された3次元積層構造を有する半導体装置の前記複数の半導体チップの間の空間に、形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材と、前記凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材とを備え、平坦になるように変形された構造物と、前記複数の横材の上側、下側に交互に位置するように、前記縦材に沿って設けられ、前記形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備える熱伝導部品を挿入する工程と、
前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに前記複数の凹凸の最高点及び最低点に接続された前記複数の横材が押しつけられて前記繊維が接触するように、前記熱伝導部品を波状の複数の凹凸を有する形状に回復させる形状回復温度まで加熱する工程とを含むことを特徴とする電子装置の製造方法。
(Appendix 9)
The heat conductive component according to any one of Supplementary note 6 to 8, wherein the fiber is a metal fiber or a carbon fiber.
(Appendix 10)
A shape made of a shape memory alloy and having a plurality of wavy irregularities in a space between the plurality of semiconductor chips of a semiconductor device having a three-dimensional laminated structure in which a plurality of semiconductor chips are three-dimensionally laminated via a connection portion. A structure in which a plurality of vertical members provided in parallel and a plurality of horizontal members provided so as to connect the highest points and the lowest points of the unevenness are provided and deformed to be flat. A thermal conductivity comprising an object and a fiber made of a material having a thermal conductivity higher than that of the shape memory alloy, which is provided along the vertical member so as to be alternately located on the upper side and the lower side of the plurality of horizontal members. The process of inserting parts and
The plurality of cross members connected to the highest and lowest points of the plurality of irregularities are pressed against each of the surfaces of the semiconductor chips located above and below the heat conductive component so that the fibers come into contact with each other. A method for manufacturing an electronic device, which comprises a step of heating the heat conductive component to a shape recovery temperature for recovering the heat conductive component into a shape having a plurality of wavy irregularities.
(付記11)
前記熱伝導部品を挿入する工程の後に、前記複数の半導体チップの間の空間に、アンダーフィル材を充填する工程と、前記アンダーフィル材を硬化温度まで加熱して硬化させる工程とを含み、
前記形状記憶合金の形状回復温度が前記アンダーフィル材の硬化温度よりも低く設定されており、前記アンダーフィル材を硬化させる工程において、前記熱伝導部品を加熱する工程も行なわれることを特徴とする、付記10に記載の電子装置の製造方法。
(Appendix 11)
After the step of inserting the heat conductive component, a step of filling the space between the plurality of semiconductor chips with an underfill material and a step of heating the underfill material to a curing temperature to cure the underfill material are included.
The shape recovery temperature of the shape memory alloy is set lower than the curing temperature of the underfill material, and in the step of curing the underfill material, a step of heating the heat conductive component is also performed. , The method for manufacturing an electronic device according to Appendix 10.
(付記12)
前記繊維は、第1繊維と、前記第1繊維に対して前記横材を挟んで上下方向の反対側に位置するように設けられた第2繊維とを備え、
前記熱伝導部品を加熱する工程で、前記熱伝導部品の形状を回復させると、前記第1繊維及び前記第2繊維の一方は、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに接触し、前記第1繊維及び前記第2繊維の他方は、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに接触せずに、前記半導体チップの間に位置することを特徴とする、付記10又は11に記載の電子装置の製造方法。
(Appendix 12)
The fiber includes a first fiber and a second fiber provided so as to be located on the opposite side of the cross member in the vertical direction with respect to the first fiber.
When the shape of the heat conductive component is restored in the step of heating the heat conductive component, one of the first fiber and the second fiber is the surface of the semiconductor chip located above and below the heat conductive component. The first fiber and the other of the second fibers are located between the semiconductor chips without contacting each of the surfaces of the semiconductor chips located above and below the heat conductive component. The method for manufacturing an electronic device according to Appendix 10 or 11, wherein the electronic device is manufactured.
1 半導体チップ(LSIチップ;チップ)
2 接続部
3 半導体装置
4 熱伝導部品
5 縦材
6 横材
7 構造物(骨格)
8 繊維
8A 繊維(第1繊維)
8B 繊維(第2繊維)
9 アンダーフィル材
10 接続端子
11 はんだ
1 Semiconductor chip (LSI chip; chip)
2 Connection part 3 Semiconductor device 4 Heat conductive part 5 Vertical material 6 Horizontal material 7 Structure (skeleton)
8 fiber 8A fiber (first fiber)
8B fiber (second fiber)
9 Underfill material 10 Connection terminal 11 Solder
Claims (8)
前記複数の半導体チップの間の空間に設けられた熱伝導部品とを備え、
前記熱伝導部品は、
形状記憶合金からなり、波状の複数の凹凸を有する形状が記憶され、平行に設けられた複数の縦材と、前記凹凸の最高点同士及び最低点同士を接続するように設けられた複数の横材とを備える構造物と、
前記複数の横材の上側、下側に交互に位置するように、前記縦材に沿って設けられ、前記形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備え、
前記縦材が波状の複数の凹凸を有する形状になって、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに前記複数の凹凸の最高点及び最低点に接続された前記複数の横材が押しつけられて前記繊維が接触した状態になっていることを特徴とする電子装置。 A semiconductor device having a three-dimensional laminated structure in which a plurality of semiconductor chips are three-dimensionally laminated via a connection portion, and
It is provided with a heat conductive component provided in the space between the plurality of semiconductor chips.
The heat conductive component is
A shape memory alloy is used to store a shape having a plurality of wavy irregularities, and a plurality of vertical members provided in parallel and a plurality of horizontal members provided so as to connect the highest points and the lowest points of the irregularities. Structures with materials and
It is provided along the vertical member so as to be alternately located on the upper side and the lower side of the plurality of horizontal members, and includes fibers made of a material having a higher thermal conductivity than the shape memory alloy.
The vertical member has a shape having a plurality of wavy irregularities, and is connected to the highest point and the lowest point of the plurality of irregularities on each of the surfaces of the semiconductor chips located above and below the heat conductive component. An electronic device characterized in that a plurality of cross members are pressed against each other and the fibers are in contact with each other.
前記縦材が波状の複数の凹凸を有する形状になった状態で、前記第1繊維及び前記第2繊維の一方は、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに接触しており、前記第1繊維及び前記第2繊維の他方は、前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに接触せずに、前記半導体チップの間に位置していることを特徴とする、請求項1又は2に記載の電子装置。 The fiber includes a first fiber and a second fiber provided so as to be located on the opposite side of the cross member in the vertical direction with respect to the first fiber.
In a state where the vertical member has a shape having a plurality of wavy irregularities, one of the first fiber and the second fiber is placed on each of the surfaces of the semiconductor chips located above and below the heat conductive component. The first fiber and the other of the second fibers are in contact with each other and are located between the semiconductor chips without contacting each of the surfaces of the semiconductor chips located above and below the heat conductive component. The electronic device according to claim 1 or 2, wherein the electronic device is characterized by the above.
前記複数の横材の上側、下側に交互に位置するように、前記縦材に沿って設けられ、前記形状記憶合金よりも熱伝導率の高い材料からなる繊維とを備えることを特徴とする熱伝導部品。 A shape memory alloy is used to store a shape having a plurality of wavy irregularities, and a plurality of vertical members provided in parallel and a plurality of lateral members provided so as to connect the highest points and the lowest points of the irregularities. A structure that has a material and is deformed to be flat,
It is characterized in that it is provided along the vertical member so as to be alternately located on the upper side and the lower side of the plurality of horizontal members, and includes fibers made of a material having a higher thermal conductivity than the shape memory alloy. Thermal conductivity parts.
前記熱伝導部品を挟んで上下に位置する前記半導体チップの表面のそれぞれに前記複数の凹凸の最高点及び最低点に接続された前記複数の横材が押しつけられて前記繊維が接触するように、前記熱伝導部品を波状の複数の凹凸を有する形状に回復させる形状回復温度まで加熱する工程とを含むことを特徴とする電子装置の製造方法。 A shape made of a shape memory alloy and having a plurality of wavy irregularities in a space between the plurality of semiconductor chips of a semiconductor device having a three-dimensional laminated structure in which a plurality of semiconductor chips are three-dimensionally laminated via a connection portion. A structure in which a plurality of vertical members provided in parallel and a plurality of horizontal members provided so as to connect the highest points and the lowest points of the unevenness are provided and deformed to be flat. A thermal conductivity comprising an object and a fiber made of a material having a thermal conductivity higher than that of the shape memory alloy, which is provided along the vertical member so as to be alternately located on the upper side and the lower side of the plurality of horizontal members. The process of inserting parts and
The plurality of cross members connected to the highest and lowest points of the plurality of irregularities are pressed against each of the surfaces of the semiconductor chips located above and below the heat conductive component so that the fibers come into contact with each other. A method for manufacturing an electronic device, which comprises a step of heating the heat conductive component to a shape recovery temperature for recovering the heat conductive component into a shape having a plurality of wavy irregularities.
前記形状記憶合金の形状回復温度が前記アンダーフィル材の硬化温度よりも低く設定されており、前記アンダーフィル材を硬化させる工程において、前記熱伝導部品を加熱する工程も行なわれることを特徴とする、請求項7に記載の電子装置の製造方法。 After the step of inserting the heat conductive component, a step of filling the space between the plurality of semiconductor chips with an underfill material and a step of heating the underfill material to a curing temperature to cure the underfill material are included.
The shape recovery temperature of the shape memory alloy is set lower than the curing temperature of the underfill material, and in the step of curing the underfill material, a step of heating the heat conductive component is also performed. The method for manufacturing an electronic device according to claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017033898A JP6801507B2 (en) | 2017-02-24 | 2017-02-24 | Electronic devices and their manufacturing methods, heat conductive parts |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017033898A JP6801507B2 (en) | 2017-02-24 | 2017-02-24 | Electronic devices and their manufacturing methods, heat conductive parts |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2018139273A JP2018139273A (en) | 2018-09-06 |
| JP6801507B2 true JP6801507B2 (en) | 2020-12-16 |
Family
ID=63451537
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017033898A Active JP6801507B2 (en) | 2017-02-24 | 2017-02-24 | Electronic devices and their manufacturing methods, heat conductive parts |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP6801507B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115397093B (en) * | 2022-09-21 | 2025-07-08 | 生益电子股份有限公司 | Heat dissipation soft board and manufacturing method thereof |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63237554A (en) * | 1987-03-26 | 1988-10-04 | Nec Corp | Cooling structure of electronic device |
| JPH0312998A (en) * | 1989-06-12 | 1991-01-21 | Toshiba Corp | Heat sink |
| JP5086514B2 (en) * | 2002-05-31 | 2012-11-28 | 東レ・ダウコーニング株式会社 | Thermally conductive curable liquid polymer composition and semiconductor device |
| JP2009029908A (en) * | 2007-07-26 | 2009-02-12 | Radiation Kk | Heat conductive elastic sheet, manufacturing method, and electronic equipment using the same |
| JP6132768B2 (en) * | 2011-09-26 | 2017-05-24 | 富士通株式会社 | Heat dissipation material and manufacturing method thereof |
| JP2014212182A (en) * | 2013-04-18 | 2014-11-13 | 三菱電機株式会社 | Thermal conductive bonding material, and semiconductor device using the same |
| JP5626400B2 (en) * | 2013-04-22 | 2014-11-19 | 株式会社ニコン | Multilayer semiconductor device |
-
2017
- 2017-02-24 JP JP2017033898A patent/JP6801507B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2018139273A (en) | 2018-09-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6221499B2 (en) | Electronic device and method of manufacturing electronic device | |
| JP2018113414A5 (en) | ||
| US10103094B2 (en) | Method and structures for heat dissipating interposers | |
| JP2018113414A (en) | Semiconductor device and method of manufacturing the same | |
| CN104037100A (en) | Selective area heating for 3d chip stack | |
| Qin et al. | Highly-reliable silicon and glass interposers-to-printed wiring board SMT interconnections: Modeling, design, fabrication and reliability | |
| JP5870113B2 (en) | Semiconductor device | |
| JP6801507B2 (en) | Electronic devices and their manufacturing methods, heat conductive parts | |
| KR20150136578A (en) | Interconnect devices for electronic packaging assemblies | |
| JP5590027B2 (en) | Semiconductor device and method for manufacturing the same, electronic device, and electronic component | |
| CN105720038A (en) | Chip Scale Package With Flexible Interconnect | |
| KR102524167B1 (en) | Electronic chip device with improved thermal resistance and associated manufacturing process | |
| US9706643B2 (en) | Electronic device and method for manufacturing the same | |
| JP4645276B2 (en) | Semiconductor device | |
| JP2013021229A (en) | Electronic component and method of manufacturing the same | |
| US8836104B2 (en) | Apparatus for chip thermal stress relief | |
| JP4606783B2 (en) | Semiconductor device | |
| JP2006245076A (en) | Semiconductor device | |
| CN121419627A (en) | Thermal interface structure and its formation method, packaging structure | |
| JP7087328B2 (en) | Electronic devices and manufacturing methods for electronic devices | |
| JP4697118B2 (en) | Electronic equipment | |
| JP6920611B2 (en) | Semiconductor devices and their manufacturing methods | |
| JP7115861B2 (en) | Bonded structures and structures | |
| JP6127403B2 (en) | Electronic component mounting method and intermediate sheet | |
| JPWO2021079851A5 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20190607 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20191112 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20201007 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20201027 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20201109 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6801507 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |