Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP7650461B2 - Semiconductor device manufacturing method - Google Patents
[go: Go Back, main page]

JP7650461B2 - Semiconductor device manufacturing method - Google Patents

Semiconductor device manufacturing method Download PDF

Info

Publication number
JP7650461B2
JP7650461B2 JP2021077880A JP2021077880A JP7650461B2 JP 7650461 B2 JP7650461 B2 JP 7650461B2 JP 2021077880 A JP2021077880 A JP 2021077880A JP 2021077880 A JP2021077880 A JP 2021077880A JP 7650461 B2 JP7650461 B2 JP 7650461B2
Authority
JP
Japan
Prior art keywords
gas flow
flow path
altered layer
ingot
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2021077880A
Other languages
Japanese (ja)
Other versions
JP2022171303A (en
Inventor
正助 中林
淳士 大原
正武 長屋
千秋 笹岡
淳 小島
正一 恩田
大祐 河口
隆二 杉浦
俊樹 油井
佳祐 原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hamamatsu Photonics KK
Denso Corp
Toyota Motor Corp
Tokai National Higher Education and Research System NUC
Mirise Technologies Corp
Original Assignee
Hamamatsu Photonics KK
Denso Corp
Toyota Motor Corp
Tokai National Higher Education and Research System NUC
Mirise Technologies Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hamamatsu Photonics KK, Denso Corp, Toyota Motor Corp, Tokai National Higher Education and Research System NUC, Mirise Technologies Corp filed Critical Hamamatsu Photonics KK
Priority to JP2021077880A priority Critical patent/JP7650461B2/en
Priority to DE102022110066.9A priority patent/DE102022110066A1/en
Publication of JP2022171303A publication Critical patent/JP2022171303A/en
Application granted granted Critical
Publication of JP7650461B2 publication Critical patent/JP7650461B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P54/00Cutting or separating of wafers, substrates or parts of devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/0006Working by laser beam, e.g. welding, cutting or boring taking account of the properties of the material involved
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/50Working by transmitting the laser beam through or within the workpiece
    • B23K26/53Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/50Working by transmitting the laser beam through or within the workpiece
    • B23K26/57Working by transmitting the laser beam through or within the workpiece the laser beam entering a face of the workpiece from which it is transmitted through the workpiece material to work on a different workpiece face, e.g. for effecting removal, fusion splicing, modifying or reforming
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/11Separation of active layers from substrates
    • H10P95/112Separation of active layers from substrates leaving a reusable substrate, e.g. epitaxial lift off
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/40Semiconductor devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2103/00Materials to be soldered, welded or cut
    • B23K2103/50Inorganic materials other than metals or composite materials
    • B23K2103/52Ceramics

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Plasma & Fusion (AREA)
  • Mechanical Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Oil, Petroleum & Natural Gas (AREA)
  • Dicing (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Description

本明細書が開示する技術は、半導体装置の製造方法に関する。 The technology disclosed in this specification relates to a method for manufacturing a semiconductor device.

半導体装置の製造過程には、ウエハまたはインゴットを分割する工程が含まれる。特許文献1に、窒化ガリウムを主成分とするウエハまたはインゴットを分割する技術が開示されている。以下では、説明の便宜上、窒化ガリウムを主成分とするウエハとインゴットを「半導体塊」と称する。特許文献1の技術によると半導体塊の内部に焦点を合わせたレーザ光を照射し、半導体塊の内部に面状に分布する改質スポットを生成する。改質スポットではガリウムが析出するとともに窒素がガス化する。改質スポットは他の部分よりも脆弱になる。半導体塊に力を加えると、面状に分布した改質スポットに沿って半導体塊が割れる。改質スポット内の高い窒素ガス圧が、半導体塊の分割を助ける。 The manufacturing process of semiconductor devices includes a step of dividing a wafer or an ingot. Patent Document 1 discloses a technique for dividing a wafer or an ingot whose main component is gallium nitride. For the sake of convenience, hereinafter, wafers and ingots whose main component is gallium nitride are referred to as "semiconductor chunks." According to the technique of Patent Document 1, a laser beam focused on the inside of the semiconductor chunk is irradiated to generate modified spots distributed in a planar shape inside the semiconductor chunk. Gallium precipitates in the modified spots and nitrogen gasifies. The modified spots become weaker than other parts. When force is applied to the semiconductor chunk, the semiconductor chunk breaks along the modified spots distributed in a planar shape. The high nitrogen gas pressure inside the modified spots helps to divide the semiconductor chunk.

特開2020-1202520号公報JP 2020-1202520 A

改質スポット内の窒素ガス圧が高すぎると改質スポットが分布している面内方向だけでなく、別の方向へも亀裂が生じるおそれがある。残った半導体塊に亀裂が残ると、亀裂が生じた範囲は使えなくなってしまい、無駄が生じる。本明細書は、分割面以外に半導体塊に亀裂が生じることを抑える技術を提供する。 If the nitrogen gas pressure in the modification spot is too high, cracks may occur not only in the in-plane direction in which the modification spot is distributed, but also in other directions. If cracks remain in the remaining semiconductor block, the area where the cracks occurred becomes unusable, resulting in waste. This specification provides a technology that suppresses the occurrence of cracks in the semiconductor block in areas other than the division surface.

本明細書が開示する製造方法は、ガス流路形成工程と、変質層形成工程と、分割工程を備える。ガス流路形成工程では、窒化ガリウムを主成分とする半導体塊の表面から半導体塊の深さ方向に延びるガス流路を形成する。変質層形成工程では、半導体塊の内部に焦点を合わせてレーザ光を走査し、ガリウムが析出しているとともに窒素がガス化している変質層を形成する。変質層は、先に述べた改質スポットに相当する。分割工程では、変質層に沿って半導体塊を分割する。ここで、変質層形成工程においては、変質層がガス流路の底に接しており、深さ方向に沿って見たときにガス流路から離れた位置では変質層がガス流路の底よりも深い。 The manufacturing method disclosed in this specification includes a gas flow path forming step, an altered layer forming step, and a division step. In the gas flow path forming step, a gas flow path is formed extending from the surface of a semiconductor block mainly composed of gallium nitride in the depth direction of the semiconductor block. In the altered layer forming step, a laser beam is focused on the inside of the semiconductor block and scanned to form an altered layer in which gallium is precipitated and nitrogen is gasified. The altered layer corresponds to the modified spot described above. In the division step, the semiconductor block is divided along the altered layer. Here, in the altered layer forming step, the altered layer is in contact with the bottom of the gas flow path, and the altered layer is deeper than the bottom of the gas flow path at a position away from the gas flow path when viewed along the depth direction.

上記の製造方法によると、変質層に溜まった窒素ガスの一部はガス流路を通じて半導体塊の外へ放出される。変質層内のガス圧が過度に高くなることがなく、変質層以外には亀裂が生じ難くなる。 According to the above manufacturing method, some of the nitrogen gas that has accumulated in the altered layer is released outside the semiconductor mass through the gas flow path. This prevents the gas pressure in the altered layer from becoming excessively high, making it difficult for cracks to occur outside the altered layer.

本明細書が開示する製造方法では、ガス流路の深さ方向に沿って見たときにガス流路から離れた位置では変質層がガス流路の底よりも深い。別言すれば、ガス流路の直下では変質層の底面が盛り上がっている。変質層とガス流路の接点ではガス圧が高くなり易い。しかし、ガス流路の直下で変質層の底面が盛り上がっているので、変質層の底面側の半導体塊には亀裂が生じ難い。 In the manufacturing method disclosed in this specification, when viewed along the depth direction of the gas flow path, the altered layer is deeper than the bottom of the gas flow path at positions away from the gas flow path. In other words, the bottom surface of the altered layer is raised directly below the gas flow path. Gas pressure is likely to be high at the contact point between the altered layer and the gas flow path. However, because the bottom surface of the altered layer is raised directly below the gas flow path, cracks are less likely to occur in the semiconductor mass on the bottom side of the altered layer.

ガス流路の深さ方向に沿って見たときにガス流路から離れた位置では、ガス流路よりも深い位置にレーザ光の焦点を合わせ、ガス流路に近づくにつれてレーザ光の焦点位置をガス流路の底に向けて浅くしていくようにレーザ光を走査するとよい。ガス流路の直下にて変質層の底面が徐々に盛り上がるようになり、底面側の半導体塊にさらに亀裂が生じ難くなる。 When viewed along the depth direction of the gas flow path, the laser light can be focused at a position deeper than the gas flow path at a position away from the gas flow path, and the laser light can be scanned so that the focal position of the laser light becomes shallower toward the bottom of the gas flow path as the laser light approaches the gas flow path. This causes the bottom surface of the altered layer directly below the gas flow path to gradually rise, making it even more difficult for cracks to occur in the semiconductor mass on the bottom side.

半導体塊の表面は平坦であり、その表面に複数の半導体素子が形成されており、ガス流路は、隣り合う半導体素子の間に形成されてもよい。半導体塊の平坦な表面に半導体素子を形成した後に、半導体素子が形成された層を半導体塊から切り出す。その場合、ガス流路は、隣り合う半導体素子の間に形成される。あるいは、半導体素子を囲むようにガス流路を形成する。ガス流路が半導体素子を切り出す際のガイドにもなる。 The surface of the semiconductor block may be flat, with multiple semiconductor elements formed on that surface, and a gas flow path may be formed between adjacent semiconductor elements. After the semiconductor elements are formed on the flat surface of the semiconductor block, the layer on which the semiconductor elements are formed is cut out from the semiconductor block. In this case, the gas flow path is formed between adjacent semiconductor elements. Alternatively, the gas flow path is formed to surround the semiconductor elements. The gas flow path also serves as a guide when cutting out the semiconductor elements.

変質層を生成する工程と同様に、ガス流路がレーザ光の照射により形成されてもよい。別言すれば、ガス流路は変質層と同質であってもよい。変質層を形成する工程と同様の工程でガス流路を形成することができる。 Similar to the process of generating the altered layer, the gas flow path may be formed by irradiation with laser light. In other words, the gas flow path may be of the same quality as the altered layer. The gas flow path can be formed by a process similar to the process of forming the altered layer.

本明細書が開示する技術の詳細とさらなる改良は以下の「発明を実施するための形態」にて説明する。 Details and further improvements of the technology disclosed in this specification are explained in the "Description of Embodiments" below.

実施例の製造方法を説明する図である(素子形成工程)。1A to 1C are diagrams illustrating a manufacturing method according to an embodiment (element formation process). 実施例の製造方法を説明する図である(ガス流路形成工程)。5A to 5C are diagrams illustrating the manufacturing method according to the embodiment (gas flow path forming step). 複数の半導体素子が形成されたインゴットの平面図である。FIG. 2 is a plan view of an ingot in which a plurality of semiconductor elements are formed. 実施例の製造方法を説明する図である(変質層形成工程)。5A to 5C are diagrams illustrating the manufacturing method according to the embodiment (deteriorated layer forming step). 実施例の製造方法を説明する図である(分割工程)。FIG. 4 is a diagram illustrating the manufacturing method of the embodiment (division step). 実施例の製造方法を説明する図である(裏面電極形成工程)。4A to 4C are diagrams illustrating the manufacturing method of the embodiment (a back electrode forming step). 実施例の製造方法を説明する図である(ダイシング工程)。4A to 4C are diagrams illustrating the manufacturing method according to the embodiment (dicing process).

図面を参照して実施例の製造方法を説明する。実施例の製造方法は、窒化ガリウムを主成分とするインゴット3から半導体装置を製造する方法である。インゴット3は円柱形状であり、上面が平坦である。 The manufacturing method of the embodiment will be described with reference to the drawings. The manufacturing method of the embodiment is a method for manufacturing a semiconductor device from an ingot 3 whose main component is gallium nitride. The ingot 3 is cylindrical and has a flat top surface.

(素子形成工程)まず、インゴット3の平坦な上面3aに複数の半導体素子4aを形成する(図1)。半導体素子は、薄膜結晶成長、種々のイオン注入、エッチング、絶縁膜の形成など、複数の工程を経て形成される。半導体素子は、既知の工程で作られるので、詳しい説明は省略する。説明の便宜のため、インゴット3において、半導体素子4aが形成された領域を素子領域4と称する。 (Element formation process) First, multiple semiconductor elements 4a are formed on the flat upper surface 3a of the ingot 3 (Figure 1). The semiconductor elements are formed through multiple processes, such as thin-film crystal growth, various ion implantations, etching, and the formation of insulating films. Since the semiconductor elements are made using known processes, a detailed explanation is omitted. For ease of explanation, the region of the ingot 3 where the semiconductor elements 4a are formed is referred to as the element region 4.

(ガス流路形成工程)インゴット3の下面3bの側からレーザを照射し、ガス流路5を形成する(図2)。インゴット3の下面3bの側にレーザ照射器10を配置し、インゴット3の内部にレーザの焦点を集める。窒化ガリウムが主成分のインゴット3にレーザを当てると、焦点にてガリウムが析出するとともに、窒素がガス化する。窒素がガス化することで、インゴット3の内部に多数の空孔が生じる。多数の空孔が生成された領域はガスの流路となる。従ってガリウムが析出した層は、ガスの流路となり得る。この工程にて、レーザが照射された領域をガス流路5と称する。 (Gas flow path forming process) A laser is irradiated from the bottom surface 3b side of the ingot 3 to form a gas flow path 5 (Figure 2). A laser irradiator 10 is placed on the bottom surface 3b side of the ingot 3, and the laser is focused inside the ingot 3. When the laser is applied to the ingot 3, which is mainly composed of gallium nitride, gallium precipitates at the focus and nitrogen gasifies. As the nitrogen gasifies, many vacancies are created inside the ingot 3. The area where many vacancies are created becomes a gas flow path. Therefore, the layer where gallium is precipitated can become a gas flow path. In this process, the area irradiated with the laser is called the gas flow path 5.

レーザの焦点をインゴット3の上面3aからインゴット3の深さ方向に変化させると、深さ方向に延びるガス流路5が得られる。ガス流路5は、上面3aに達する。ガス流路5は、上面3aから素子領域4を通り過ぎる深さまで形成される。また、レーザ照射器10を隣り合う半導体素子4aの間で移動させる。ガス流路5は、隣り合う半導体素子4aの間の境界に沿って延びる。図3に、複数の半導体素子4aが形成されたインゴット3の平面図を示す。先に述べたように、インゴット3は円柱形状であるため、平面図ではインゴット3は円となる。ガス流路形成工程では、インゴット3の上面3aを平面視したときに複数の半導体素子4aのそれぞれを囲むようにガス流路5が形成される。「インゴット3を平面視する」とは、ガス流路5の深さ方向に沿ってインゴット3を見ることと等価である。 When the focus of the laser is changed from the top surface 3a of the ingot 3 to the depth direction of the ingot 3, a gas flow path 5 extending in the depth direction is obtained. The gas flow path 5 reaches the top surface 3a. The gas flow path 5 is formed from the top surface 3a to a depth that passes through the element region 4. The laser irradiator 10 is also moved between adjacent semiconductor elements 4a. The gas flow path 5 extends along the boundary between adjacent semiconductor elements 4a. FIG. 3 shows a plan view of the ingot 3 on which multiple semiconductor elements 4a are formed. As described above, the ingot 3 has a cylindrical shape, so that the ingot 3 appears as a circle in the plan view. In the gas flow path forming process, the gas flow path 5 is formed so as to surround each of the multiple semiconductor elements 4a when the top surface 3a of the ingot 3 is viewed in plan. "Viewing the ingot 3 in plan" is equivalent to viewing the ingot 3 along the depth direction of the gas flow path 5.

(変質層形成工程)続いて、インゴット3の内部に焦点を合わせつつレーザ光を走査し、ガリウムが析出しているとともに窒素がガス化している変質層6を形成する(図4)。レーザ照射器10は、インゴット3の下面3bの側に配置され、下面3bの側からレーザが照射され、上面3aに平行に走査される。変質層6は、ガス流路5の深さ方向に交差する方向に拡がるように形成される。別言すれば、変質層6は、インゴット3の上面3a(半導体素子4aが形成された表面)に平行に拡がるように形成される。 (Affected layer formation process) Next, the laser light is scanned while being focused on the inside of the ingot 3, forming an altered layer 6 in which gallium is precipitated and nitrogen is gasified (Figure 4). The laser irradiator 10 is placed on the bottom surface 3b side of the ingot 3, and the laser is irradiated from the bottom surface 3b side and scanned parallel to the top surface 3a. The affected layer 6 is formed so as to spread in a direction intersecting the depth direction of the gas flow path 5. In other words, the affected layer 6 is formed so as to spread parallel to the top surface 3a of the ingot 3 (the surface on which the semiconductor element 4a is formed).

変質層6とガス流路5は、同じレーザで生成されるので、変質層6とガス流路5は同じ組成である。ガス流路5の形成と変質層6の形成には、典型的には、波長が530[μm]程度のグリーンレーザが用いられる。 The altered layer 6 and the gas flow path 5 are generated by the same laser, so the altered layer 6 and the gas flow path 5 have the same composition. A green laser with a wavelength of about 530 μm is typically used to form the gas flow path 5 and the altered layer 6.

変質層6は、ガス流路5の底よりも深い位置に形成される。より具体的には、インゴット3の深さ方向に沿って見たときにガス流路5から離れた位置では、ガス流路5よりも深い位置に焦点を合わせてレーザ光を走査する。図4の符号10aが、ガス流路5から離れた箇所に位置するレーザ照射器を示しており、符号Fc1は、そのときのレーザの焦点位置を示している。このときのレーザの焦点位置Fc1は、ガス流路5の底5a(図4の右下の拡大図参照)よりも深い。 The altered layer 6 is formed at a position deeper than the bottom of the gas flow path 5. More specifically, at a position away from the gas flow path 5 when viewed along the depth direction of the ingot 3, the laser light is scanned with a focus at a position deeper than the gas flow path 5. Reference symbol 10a in FIG. 4 indicates a laser irradiator located at a position away from the gas flow path 5, and reference symbol Fc1 indicates the focal position of the laser at that time. The focal position Fc1 of the laser at this time is deeper than the bottom 5a of the gas flow path 5 (see the enlarged view at the bottom right of FIG. 4).

変質層形成工程では、レーザ光をインゴット3の上面3aに平行に走査し、ガス流路に近づくにつれてレーザ光の焦点位置をガス流路5の底5aの深さに向けて徐々に浅くする。図4の符号10が、ガス流路5の直下に位置するレーザ照射器を示している。ガス流路5の直下では、焦点位置Fc2は、ガス流路5の底5aに合致する。変質層6は、ガス流路5の底5aに接する。別言すれば、ガス流路5は、変質層6を貫通しない。 In the altered layer formation process, the laser light is scanned parallel to the upper surface 3a of the ingot 3, and the focal position of the laser light is gradually made shallower toward the depth of the bottom 5a of the gas flow path 5 as it approaches the gas flow path. Reference numeral 10 in FIG. 4 indicates a laser irradiator positioned directly below the gas flow path 5. Directly below the gas flow path 5, the focal position Fc2 coincides with the bottom 5a of the gas flow path 5. The altered layer 6 is in contact with the bottom 5a of the gas flow path 5. In other words, the gas flow path 5 does not penetrate the altered layer 6.

図4の右下に、ガス流路5の底5a付近の拡大図を示す。変質層6は、ガス流路5の位置にて盛り上がる。別言すれば、変質層6の底面6aは、ガス流路5の直下で盛り上がる。 The lower right of Figure 4 shows an enlarged view of the vicinity of the bottom 5a of the gas flow path 5. The altered layer 6 rises at the position of the gas flow path 5. In other words, the bottom surface 6a of the altered layer 6 rises directly below the gas flow path 5.

先に述べたように、変質層6では、ガリウムが析出しているとともに、窒素がガス化している。ガリウムが析出し、窒素がガス化するため、変質層6は、その周りの物質よりも脆くなる。また、変質層6には窒素ガスが充満している。変質層6はガス流路5とつながっており、ガス流路5は、インゴット3の上面3aに達している。それゆえ、変質層6の窒素ガスの一部は、ガス流路5を通じてインゴット3の外へ放出される。 As mentioned above, gallium is precipitated in the altered layer 6 and nitrogen is gasified. Because gallium is precipitated and nitrogen is gasified, the altered layer 6 becomes more brittle than the surrounding material. The altered layer 6 is also filled with nitrogen gas. The altered layer 6 is connected to the gas flow path 5, which reaches the upper surface 3a of the ingot 3. Therefore, some of the nitrogen gas in the altered layer 6 is released outside the ingot 3 through the gas flow path 5.

(分割工程)変質層6よりも上の部分と、変質層6よりも下の部分に力を加え、インゴット3を分割する。インゴット3は、素子領域4と、残インゴット7に分離する(図5)。ガリウムが析出し窒素がガス化した変質層6は、他の部位と比較して脆弱である。それゆえ、変質層6の上下に力を加えると、変質層6に沿ってインゴット3が割れる。変質層6の内部の窒素ガスの圧力も、インゴット3の分割に貢献する。変質層6の内圧が高すぎると、変質層6の周囲にも亀裂が生じるおそれがある。しかし、変質層6の中の窒素ガスの一部はガス流路5を通じて外部に放出されているため、変質層6の内圧は適度な高さに保持される。変質層6のガス圧が過度に高くならないので、変質層6の周囲に亀裂が生じ難い。 (Dividing process) Force is applied to the part above the altered layer 6 and the part below the altered layer 6 to divide the ingot 3. The ingot 3 is separated into the element region 4 and the remaining ingot 7 (Figure 5). The altered layer 6, where gallium is precipitated and nitrogen is gasified, is weaker than other parts. Therefore, when force is applied above and below the altered layer 6, the ingot 3 cracks along the altered layer 6. The pressure of the nitrogen gas inside the altered layer 6 also contributes to the division of the ingot 3. If the internal pressure of the altered layer 6 is too high, cracks may also occur around the altered layer 6. However, because part of the nitrogen gas in the altered layer 6 is released to the outside through the gas flow path 5, the internal pressure of the altered layer 6 is maintained at an appropriate level. Since the gas pressure of the altered layer 6 does not become excessively high, cracks are less likely to occur around the altered layer 6.

また、先に述べたように、ガス流路5は、変質層6を貫通していない。別言すれば、ガス流路5は変質層6の底面6aと交差しない。ガス流路5と底面6aが交差していると、交差ポイントに応力が集中し、底面6aに亀裂が生じ易くなる。ガス流路5は変質層6の底面6aと交差しないので、底面6aには亀裂が生じ難い。さらに、ガス流路5の直下では変質層6の底面6aが盛り上がっている。底面6aが盛り上がっていることは、底面6aの耐圧力を高くする。底面6aの盛り上がりも亀裂の抑制に貢献する。 As mentioned above, the gas flow path 5 does not penetrate the altered layer 6. In other words, the gas flow path 5 does not intersect with the bottom surface 6a of the altered layer 6. If the gas flow path 5 and the bottom surface 6a intersect, stress will concentrate at the intersection point, making it easier for cracks to occur in the bottom surface 6a. Since the gas flow path 5 does not intersect with the bottom surface 6a of the altered layer 6, cracks are less likely to occur in the bottom surface 6a. Furthermore, the bottom surface 6a of the altered layer 6 is raised directly below the gas flow path 5. The raised bottom surface 6a increases the pressure resistance of the bottom surface 6a. The raised bottom surface 6a also contributes to suppressing cracks.

インゴット3の底面6aの側(残インゴット7)は、半導体装置の基板として再利用される。ガス流路5の底5aが変質層6に接していること(別言すれば、ガス流路5が変質層6を貫通していないこと)、および、変質層6の底面6aがガス流路5の直下で盛り上がっていることは、残インゴット7での亀裂発生の抑制に貢献する。残インゴット7に亀裂が残っていると、その部分を研磨しなくてはならない。すなわち、残インゴット7に無駄が生じる。実施例の製造方法では、残インゴット7に亀裂が生じ難いので、無駄なく残インゴット7を再利用することができる。 The bottom surface 6a side of the ingot 3 (remaining ingot 7) is reused as a substrate for a semiconductor device. The fact that the bottom 5a of the gas flow path 5 is in contact with the altered layer 6 (in other words, the gas flow path 5 does not penetrate the altered layer 6) and that the bottom surface 6a of the altered layer 6 is raised directly below the gas flow path 5 contributes to suppressing the occurrence of cracks in the remaining ingot 7. If cracks remain in the remaining ingot 7, that part must be polished. In other words, the remaining ingot 7 is wasted. In the manufacturing method of the embodiment, cracks are unlikely to occur in the remaining ingot 7, so the remaining ingot 7 can be reused without waste.

(裏面電極生成工程とダイシング工程)素子領域4の裏面3cを平らに研磨した後に裏面電極8を形成する(図6)。最後に、複数の半導体素子4aの境界に沿って素子領域4をカットし、複数の半導体素子4a(半導体装置4a)が完成する(図7)。半導体素子4aを囲むようにガス流路5が設けられている。ガス流路5は、変質層6と同タイプであり、周囲の部位よりも脆弱である。複数の半導体素子4aを境界に沿って半導体素子4aをカットする際、脆弱なガス流路5は、隣り合う半導体素子4aを切り分ける際のガイドとして機能する。 (Back electrode generation process and dicing process) After polishing the back surface 3c of the element region 4 flat, a back electrode 8 is formed (Fig. 6). Finally, the element region 4 is cut along the boundaries between the multiple semiconductor elements 4a, completing the multiple semiconductor elements 4a (semiconductor device 4a) (Fig. 7). A gas flow path 5 is provided to surround the semiconductor elements 4a. The gas flow path 5 is of the same type as the altered layer 6, and is more fragile than the surrounding areas. When cutting the multiple semiconductor elements 4a along their boundaries, the fragile gas flow path 5 functions as a guide when separating adjacent semiconductor elements 4a.

図5に示した残インゴット7は、上面(変質層6の底面6a)が平坦でない。残インゴット7は、上面を研磨し、上面を平坦にしてから、新たな半導体素子の形成に再利用される。 The remaining ingot 7 shown in FIG. 5 does not have a flat upper surface (the bottom surface 6a of the altered layer 6). The upper surface of the remaining ingot 7 is polished to make it flat, and then reused in the formation of a new semiconductor element.

実施例で説明した技術に関する留意点を述べる。ガス流路5は、窒素がガス化して多数の空孔が生じた領域である。空孔を伝って窒素ガスが流れる。ガス流路は、カッターで形成した溝であってもよい。ガス流路が溝である場合、インゴット3を平面視したときに半導体素子4aの周囲に離散的なガス流路を形成するとよい。 Notes regarding the technology described in the examples are as follows. The gas flow path 5 is an area where nitrogen is gasified and many voids are generated. Nitrogen gas flows through the voids. The gas flow path may be a groove formed with a cutter. When the gas flow path is a groove, it is advisable to form discrete gas flow paths around the semiconductor element 4a when the ingot 3 is viewed in a plan view.

実施例では半導体のインゴット3を分割する方法を示したが、本明細書が開示する技術は、ウエハを分割する際にも利用することができる。 The embodiment shows a method for dividing a semiconductor ingot 3, but the technology disclosed in this specification can also be used when dividing a wafer.

以上、本発明の具体例を詳細に説明したが、これらは例示に過ぎず、特許請求の範囲を限定するものではない。特許請求の範囲に記載の技術には、以上に例示した具体例を様々に変形、変更したものが含まれる。本明細書または図面に説明した技術要素は、単独であるいは各種の組合せによって技術的有用性を発揮するものであり、出願時請求項記載の組合せに限定されるものではない。また、本明細書または図面に例示した技術は複数目的を同時に達成し得るものであり、そのうちの一つの目的を達成すること自体で技術的有用性を持つものである。 Although specific examples of the present invention have been described above in detail, these are merely examples and do not limit the scope of the claims. The technology described in the claims includes various modifications and variations of the specific examples exemplified above. The technical elements described in this specification or drawings exert technical utility alone or in various combinations, and are not limited to the combinations described in the claims at the time of filing. Furthermore, the technology exemplified in this specification or drawings can achieve multiple objectives simultaneously, and achieving one of those objectives is itself technically useful.

3:インゴット 3a:上面 3b:下面 3c:裏面 4:素子領域 4a:半導体素子(半導体装置) 5:ガス流路 5a:底 6:変質層 6a:底面 7:残インゴット 8:裏面電極 10:レーザ照射器 Fc1、Fc2:焦点位置 3: Ingot 3a: Top surface 3b: Bottom surface 3c: Back surface 4: Element region 4a: Semiconductor element (semiconductor device) 5: Gas flow path 5a: Bottom 6: Affected layer 6a: Bottom surface 7: Remaining ingot 8: Back electrode 10: Laser irradiator Fc1, Fc2: Focal position

Claims (5)

窒化ガリウムを主成分とする半導体塊(3)の表面から前記半導体塊の深さ方向に延びるガス流路(5)を形成するガス流路形成工程と、
前記半導体塊の内部に焦点を合わせてレーザ光を走査し、ガリウムが析出しているとともに窒素がガス化している変質層(6)を形成する変質層形成工程と、
前記変質層に沿って前記半導体塊を分割する分割工程と、
を備えており、
前記変質層形成工程において、前記変質層が前記ガス流路の底(5a)に接しており、前記深さ方向に沿って見たときに前記ガス流路から離れた位置では前記変質層が前記ガス流路の底よりも深い、
半導体装置の製造方法。
a gas flow passage forming step of forming a gas flow passage (5) extending from a surface of a semiconductor block (3) mainly composed of gallium nitride in a depth direction of the semiconductor block;
a deteriorated layer forming step of scanning a laser beam focused on the inside of the semiconductor block to form an deteriorated layer (6) in which gallium is precipitated and nitrogen is gasified;
a dividing step of dividing the semiconductor block along the affected layer;
Equipped with
In the affected layer forming step, the affected layer is in contact with a bottom (5a) of the gas flow passage, and the affected layer is deeper than the bottom of the gas flow passage at a position away from the gas flow passage when viewed along the depth direction.
A method for manufacturing a semiconductor device.
前記深さ方向に沿って見たときに前記ガス流路から離れた位置では、前記ガス流路よりも深い位置に前記レーザ光の焦点を合わせ、前記ガス流路に近づくにつれて前記レーザ光の焦点位置を前記ガス流路の底に向けて浅くしていく、請求項1に記載の製造方法。 The manufacturing method according to claim 1, wherein, at a position away from the gas flow path when viewed along the depth direction, the laser light is focused at a position deeper than the gas flow path, and the focal position of the laser light becomes shallower toward the bottom of the gas flow path as the laser light approaches the gas flow path. 前記表面に複数の半導体素子(4a)が形成されており、前記ガス流路は、隣り合う前記半導体素子の間に形成される、請求項1または2に記載の製造方法。 The manufacturing method according to claim 1 or 2, wherein a plurality of semiconductor elements (4a) are formed on the surface, and the gas flow path is formed between adjacent semiconductor elements. 前記ガス流路は、前記半導体素子を囲むように形成される、請求項3に記載の製造方法。 The manufacturing method according to claim 3, wherein the gas flow path is formed to surround the semiconductor element. レーザ光の照射により前記ガス流路を形成する、請求項1から4のいずれか1項に記載の製造方法。 The manufacturing method according to any one of claims 1 to 4, in which the gas flow path is formed by irradiating with laser light.
JP2021077880A 2021-04-30 2021-04-30 Semiconductor device manufacturing method Active JP7650461B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2021077880A JP7650461B2 (en) 2021-04-30 2021-04-30 Semiconductor device manufacturing method
DE102022110066.9A DE102022110066A1 (en) 2021-04-30 2022-04-26 METHOD OF MAKING A SEMICONDUCTOR DEVICE

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2021077880A JP7650461B2 (en) 2021-04-30 2021-04-30 Semiconductor device manufacturing method

Publications (2)

Publication Number Publication Date
JP2022171303A JP2022171303A (en) 2022-11-11
JP7650461B2 true JP7650461B2 (en) 2025-03-25

Family

ID=83601199

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021077880A Active JP7650461B2 (en) 2021-04-30 2021-04-30 Semiconductor device manufacturing method

Country Status (2)

Country Link
JP (1) JP7650461B2 (en)
DE (1) DE102022110066A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7849320B2 (en) * 2023-03-16 2026-04-21 株式会社デンソー Semiconductor device manufacturing method

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003535472A (en) 2000-05-30 2003-11-25 コミツサリア タ レネルジー アトミーク Vulnerable substrate and method of manufacturing such a substrate
JP2006332681A (en) 2005-05-27 2006-12-07 Lg Electronics Inc Manufacturing method of light emitting diode
JP2007173465A (en) 2005-12-21 2007-07-05 Rohm Co Ltd Manufacturing method of nitride semiconductor light emitting device
CN102148139A (en) 2010-12-31 2011-08-10 东莞市中镓半导体科技有限公司 Improved Laser Quasi-Lifting Method for Eliminating Residual Stress in GaN Epitaxial Wafers
US20150214040A1 (en) 2014-01-24 2015-07-30 Rutgers, The State University Of New Jersey Thin epitaxial silicon carbide wafer fabrication
JP2020102520A (en) 2018-12-21 2020-07-02 浜松ホトニクス株式会社 Laser machining method and semiconductor member manufacturing method
JP2020102536A (en) 2018-12-21 2020-07-02 国立大学法人東海国立大学機構 Laser processing method, semiconductor member manufacturing method, and semiconductor object
JP2021170594A (en) 2020-04-15 2021-10-28 株式会社デンソー Semiconductor chips and their manufacturing methods

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003535472A (en) 2000-05-30 2003-11-25 コミツサリア タ レネルジー アトミーク Vulnerable substrate and method of manufacturing such a substrate
JP2006332681A (en) 2005-05-27 2006-12-07 Lg Electronics Inc Manufacturing method of light emitting diode
JP2007173465A (en) 2005-12-21 2007-07-05 Rohm Co Ltd Manufacturing method of nitride semiconductor light emitting device
CN102148139A (en) 2010-12-31 2011-08-10 东莞市中镓半导体科技有限公司 Improved Laser Quasi-Lifting Method for Eliminating Residual Stress in GaN Epitaxial Wafers
US20150214040A1 (en) 2014-01-24 2015-07-30 Rutgers, The State University Of New Jersey Thin epitaxial silicon carbide wafer fabrication
JP2020102520A (en) 2018-12-21 2020-07-02 浜松ホトニクス株式会社 Laser machining method and semiconductor member manufacturing method
JP2020102536A (en) 2018-12-21 2020-07-02 国立大学法人東海国立大学機構 Laser processing method, semiconductor member manufacturing method, and semiconductor object
JP2021170594A (en) 2020-04-15 2021-10-28 株式会社デンソー Semiconductor chips and their manufacturing methods

Also Published As

Publication number Publication date
JP2022171303A (en) 2022-11-11
DE102022110066A1 (en) 2022-11-03

Similar Documents

Publication Publication Date Title
JP5862733B1 (en) Manufacturing method of semiconductor piece
TWI359507B (en) Semiconductor substrate assemblies and methods for
JP7182456B2 (en) LASER PROCESSING METHOD AND SEMICONDUCTOR MEMBER MANUFACTURING METHOD
JP7560055B2 (en) Laser processing method, semiconductor component manufacturing method, and laser processing device
US11810780B2 (en) Silicon doping for laser splash blockage
TW201839845A (en) Laser processing method of wafer
JP2014195040A (en) LED element manufacturing method, LED element manufacturing wafer substrate, and LED element manufacturing apparatus
JP7650461B2 (en) Semiconductor device manufacturing method
JP6455166B2 (en) Manufacturing method of semiconductor wafer and semiconductor chip
KR102586503B1 (en) Laser processing method and laser processing device
JP6012185B2 (en) Manufacturing method of semiconductor device
CN110520972B (en) Chip manufacturing method and silicon chip
KR102596148B1 (en) Method for manufacturing stacked devices
KR102605404B1 (en) Laser processing method and laser processing device
WO2010050085A1 (en) Semiconductor wafer and partitioning method therefor
WO2020130108A1 (en) Laser machining method, and semiconductor device manufacturing method
JP6050613B2 (en) Semiconductor wafer, semiconductor device manufacturing method, and semiconductor device
JP5884935B1 (en) Manufacturing method of semiconductor piece
JP2015144180A (en) Wafer for led element manufacturing, manufacturing method thereof, and led element
WO2019021864A1 (en) Laminated element manufacturing method
CN115274843A (en) Semiconductor chip and method for manufacturing the same
JP2015144177A (en) Wafer for led element manufacturing, manufacturing method thereof, and led element
JP7400518B2 (en) Manufacturing method of semiconductor device
JP2013157449A (en) Method for manufacturing semiconductor device
JP7223828B2 (en) Method for manufacturing multilayer element

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240311

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20250109

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250204

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250304

R150 Certificate of patent or registration of utility model

Ref document number: 7650461

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150