JPS5814769B2 - automatic tuning receiver - Google Patents
automatic tuning receiverInfo
- Publication number
- JPS5814769B2 JPS5814769B2 JP52030168A JP3016877A JPS5814769B2 JP S5814769 B2 JPS5814769 B2 JP S5814769B2 JP 52030168 A JP52030168 A JP 52030168A JP 3016877 A JP3016877 A JP 3016877A JP S5814769 B2 JPS5814769 B2 JP S5814769B2
- Authority
- JP
- Japan
- Prior art keywords
- sweep
- pulse
- automatic tuning
- circuit
- tuning receiver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
- H03J7/18—Automatic scanning over a band of frequencies
- H03J7/20—Automatic scanning over a band of frequencies where the scanning is accomplished by varying the electrical characteristics of a non-mechanically adjustable element
- H03J7/22—Automatic scanning over a band of frequencies where the scanning is accomplished by varying the electrical characteristics of a non-mechanically adjustable element in which an automatic frequency control circuit is brought into action after the scanning action has been stopped
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
Description
【発明の詳細な説明】
本発明は局部発振回路に位相同期ループ
(PLL)を使用した自動同調受信機に関し、特に改良
された掃引停止回路を具備した自動同調受信機に関する
。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an automatically tuned receiver using a phase locked loop (PLL) as a local oscillator circuit, and more particularly to an automatically tuned receiver with an improved sweep stop circuit.
従来局部発振回路1をPLLλで構成した掃引受信機は
、第1図に示すようにPLL2を構成するプログラマブ
ル分周器3の分周比を掃引パルス発生器4と掃引力ウン
ター5により可変して掃引し、受信すれば受信検出信号
S2によりフリツプフロツプ6をリセットし、掃引パル
ス発生器4のパルス発生を停止させて自動同調を行なっ
ている.そして掃引中において電圧制御発振器7は、掃
引パルス毎に第2図に示すように過渡応答を繰り返し定
常状態に落着くが、この過渡状態時に発生する雑音ある
いは外来ノイズ等によりフリツプフロツプ6がリセット
され、受信されていないにもかかわらず掃引が停止する
等の誤動作を生じ易かった。In the conventional sweep receiver in which the local oscillator circuit 1 is constructed of a PLLλ, as shown in FIG. When the signal is swept and received, the flip-flop 6 is reset by the reception detection signal S2, the pulse generation of the sweep pulse generator 4 is stopped, and automatic tuning is performed. During the sweep, the voltage controlled oscillator 7 repeats a transient response for each sweep pulse as shown in FIG. 2 and settles into a steady state, but the flip-flop 6 is reset due to noise generated during this transient state or external noise. Malfunctions such as stopping the sweep even though no signal was received were likely to occur.
従って本発明はこの点に鑑みなされたもので、電圧制御
発振器7の過渡応答の終了時点、即ち次の掃引パルスが
入力される直前の受信信号を掃引停止サンプリングパル
スで検出し、その出力でフリツプフロツプをリセットす
る掃引停止回路を具備した自動同調受信機を提供するも
のである。Therefore, the present invention was devised in view of this point, and uses a sweep stop sampling pulse to detect the received signal at the end of the transient response of the voltage controlled oscillator 7, that is, just before the next sweep pulse is input. The present invention provides an automatic tuning receiver equipped with a sweep stop circuit for resetting.
以下本発明による掃引停止回路の一実施例を図面と共に
説明する。An embodiment of the sweep stop circuit according to the present invention will be described below with reference to the drawings.
8はセット端子にスタートキー信号が、リセット端子に
掃引停止信号S1が加えられたフリツプフロツプ9と、
受信検出信号S2と後述の掃引停止サンプリングパルス
S3の一致を検出し、前述の掃引停止信号S1を発生す
るANDゲート10よりなる掃引パルス発生制御回路、
11は該掃引パルス発生制御回路8によりそのパルス発
振が制御される無安定マルチバイブレーターで構成され
、第4図bに示すようなパルスを発振するパルス発生回
路、12は2つのDフリツプフロツプ13,14とAN
Dゲート15で構成され、第4図aに示すクロツクパル
スに同期して前記パルス発生回路11のパルス列から第
4図Cに示すような単パルスヲ発生する単パルス発生回
路で、このパルスを掃引停止サンプリングパルスS3と
して用いる。8 is a flip-flop 9 to which a start key signal is applied to the set terminal and a sweep stop signal S1 is applied to the reset terminal;
a sweep pulse generation control circuit comprising an AND gate 10 that detects coincidence between a reception detection signal S2 and a sweep stop sampling pulse S3 described below and generates the above-mentioned sweep stop signal S1;
Reference numeral 11 comprises an astable multivibrator whose pulse oscillation is controlled by the sweep pulse generation control circuit 8, and a pulse generation circuit that oscillates pulses as shown in FIG. and AN
A single pulse generation circuit is constructed of a D gate 15 and generates a single pulse as shown in FIG. 4C from the pulse train of the pulse generation circuit 11 in synchronization with the clock pulse shown in FIG. Used as pulse S3.
」6は前記単パルス発生回路12の出力を遅延して発生
させる遅延回路で、遅延用Dフリツプフロツプ17と、
該フリツプフロツプ17の出力と掃引パルス発生制御回
路8の出力の一致を検出するANDゲート18で構成さ
れており、このAND出力から掃引力ウンター5に掃引
パルスS4が加えられる。6 is a delay circuit that delays and generates the output of the single pulse generating circuit 12, and includes a delay D flip-flop 17;
It consists of an AND gate 18 which detects the coincidence of the output of the flip-flop 17 and the output of the sweep pulse generation control circuit 8, and a sweep pulse S4 is applied to the sweep force counter 5 from this AND output.
次に斯る構成よりなる本発明の動作につき説明する。Next, the operation of the present invention having such a configuration will be explained.
現在放送を受信中で、掃引力ウンター5の値はNである
とする。It is assumed that a broadcast is currently being received and the value of the sweep force counter 5 is N.
そしてこの状態より新しい局を受信しようとしてTの時
点でスタートキーを操作すると、フリツプフロツプ9が
セットされ、パルス発生器11はパルス発振を開始する
。When the start key is operated at time T in order to receive a new station from this state, the flip-flop 9 is set and the pulse generator 11 starts oscillating pulses.
発振されたパルスは、単パルス発生回路12により単パ
ルスS3に変換され、これは更に遅延回路16により1
クロツク分遅れてS4となり掃引力ウンター5に加えら
れ、プログラマブル分周器3の分周比をN+1に変更す
る。The oscillated pulse is converted into a single pulse S3 by the single pulse generation circuit 12, which is further converted into a single pulse S3 by the delay circuit 16.
After a clock delay, S4 is applied to the sweep force counter 5, and the frequency division ratio of the programmable frequency divider 3 is changed to N+1.
分周比が変更され受信されると、電圧制御発振器7の過
渡状態の後発生する掃引停止サンプリングパルスS3と
受信検出信号S2の一致が取れANDゲート10が開き
、掃引パルス発生制御回路旦のフリツプフロツプ9をリ
セットする。When the frequency division ratio is changed and reception is received, the sweep stop sampling pulse S3 generated after the transient state of the voltage controlled oscillator 7 and the reception detection signal S2 match, and the AND gate 10 is opened and the flip-flop of the sweep pulse generation control circuit is activated. Reset 9.
したがってANDゲート18が閉じ、掃引力ウンター5
に掃引パルスS4が加えられず掃引は停止する。Therefore, the AND gate 18 closes and the sweep force counter 5
Sweep pulse S4 is not applied to , and the sweep stops.
しかし掃引停止サンプリングパルスS3の発生時受信検
出信号S2がない場合、ANDゲート10は開かれずフ
リツプフロツプ9がリセットされることはなく、掃引力
ウンター5に掃引パルスが順次入力され掃引を継続して
いく。However, if there is no reception detection signal S2 when the sweep stop sampling pulse S3 is generated, the AND gate 10 is not opened and the flip-flop 9 is not reset, and the sweep pulses are sequentially input to the sweep force counter 5 to continue the sweep. .
第4図はN+1には受信局がなく、N+2に受信局があ
る場合を示している。FIG. 4 shows a case where there is no receiving station at N+1 and there is a receiving station at N+2.
以上のように掃引パルスが入力される直前に、掃引停止
サンプリングパルスS3で受信検出を行なう為、例えば
第4図eに示すS2′,S2″のように受信検出信号の
途中にノイズが混入しても誤って停止することもなく、
誤動作する確率を少なくすることができる。As described above, since reception detection is performed using the sweep stop sampling pulse S3 immediately before the sweep pulse is input, noise may be mixed in the middle of the reception detection signal, as shown in S2' and S2'' shown in Figure 4e, for example. There is no need to stop the machine by mistake.
The probability of malfunction can be reduced.
上述の如く本発明の自動同調受信機は、掃引停止サンプ
リングパルス発生時のみ受信検出を行う為、掃引途中に
混入した外来ノイズによる誤動作を防止でき、且つ掃引
停止サンプリングパルスは次の掃引パルスの発生直前に
発生するものであるから電圧制御発振器の過渡応答が定
常状態に落着いたときに受信検出を行うので確実に受信
局を検出できる。As described above, the automatic tuning receiver of the present invention performs reception detection only when a sweep stop sampling pulse is generated, so it is possible to prevent malfunctions due to external noise mixed in during the sweep, and the sweep stop sampling pulse is detected when the next sweep pulse is generated. Since the signal occurs immediately before the signal, reception detection is performed when the transient response of the voltage controlled oscillator settles into a steady state, so that the receiving station can be reliably detected.
第1図は従来の自動同調受信機の構成を示すブロック図
、第2図は第1図の要部の波形図、第3図は本発明の構
成を示す回路構成図、第4図は第3図の要部の波形図で
ある。
1・・・・・・局部発振回路、2・・・・・・PLL、
5・・・・・・掃引力ウンター、8・・・・・・掃引パ
ルス発生制御回路、11・・・・・・掃引パルス発生回
路、12・・・・・・単パルス発生回路、16・・・・
・・遅延回路。FIG. 1 is a block diagram showing the configuration of a conventional automatic tuning receiver, FIG. 2 is a waveform diagram of the main part of FIG. 1, FIG. 3 is a circuit configuration diagram showing the configuration of the present invention, and FIG. 3 is a waveform diagram of the main part of FIG. 3. FIG. 1...Local oscillation circuit, 2...PLL,
5...Sweep force counter, 8...Sweep pulse generation control circuit, 11...Sweep pulse generation circuit, 12...Single pulse generation circuit, 16. ...
...Delay circuit.
Claims (1)
り掃引を停止する自動同調受信機に於いて、受信検出を
掃引パルス発生直前に発生される掃引停止サンプリング
パルス発生手段により所定期間のみ行ない、掃引停止制
御を行うことを特徴とする自動同調受信機。1. In an automatic tuning receiver that sequentially sweeps using sweep pulses and stops the sweep upon detection of a received signal, reception detection is performed for a predetermined period only by a sweep stop sampling pulse generation means that is generated immediately before the sweep pulse is generated, and the sweep is stopped. An automatic tuning receiver characterized by performing control.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP52030168A JPS5814769B2 (en) | 1977-03-15 | 1977-03-15 | automatic tuning receiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP52030168A JPS5814769B2 (en) | 1977-03-15 | 1977-03-15 | automatic tuning receiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS53113413A JPS53113413A (en) | 1978-10-03 |
| JPS5814769B2 true JPS5814769B2 (en) | 1983-03-22 |
Family
ID=12296213
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP52030168A Expired JPS5814769B2 (en) | 1977-03-15 | 1977-03-15 | automatic tuning receiver |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5814769B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6063000U (en) * | 1983-10-06 | 1985-05-02 | 吉田 隆 | floating image device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5435728B2 (en) * | 1973-09-18 | 1979-11-05 | ||
| JPS51135401A (en) * | 1975-05-20 | 1976-11-24 | Toshiba Corp | Automatical station selection device |
-
1977
- 1977-03-15 JP JP52030168A patent/JPS5814769B2/en not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6063000U (en) * | 1983-10-06 | 1985-05-02 | 吉田 隆 | floating image device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS53113413A (en) | 1978-10-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH088738A (en) | Pll circuit device | |
| US4804928A (en) | Phase-frequency compare circuit for phase lock loop | |
| US4771442A (en) | Electrical apparatus | |
| JPS5814769B2 (en) | automatic tuning receiver | |
| US4389643A (en) | Multiplexed pulse tone signal receiving apparatus | |
| RU2138907C1 (en) | Device for synchronization of digital receiver | |
| JPH0362048B2 (en) | ||
| US4245354A (en) | Radio frequency regenerators | |
| JPS587721Y2 (en) | synthesizer receiver | |
| JPH028438Y2 (en) | ||
| SU1525930A1 (en) | Device for receiving relative bi-pulse signal | |
| JPS5841010B2 (en) | synthesizer receiver | |
| US4983924A (en) | Method and apparatus for synchronized sweeping of multiple instruments | |
| JPS5843310Y2 (en) | Power synchronization device for facsimile equipment | |
| US4083014A (en) | Frequency lock loop | |
| JPS6233400Y2 (en) | ||
| JPS5834831Y2 (en) | Frequency phase synchronized receiver unlock time inter-station noise isolation device | |
| JP2615984B2 (en) | Signal processing circuit | |
| JPS5826849B2 (en) | Frequency sweep receiver using PLL oscillator | |
| SU450383A1 (en) | Device for two-stage automatic phasing of a fax machine | |
| JPH07101865B2 (en) | Frequency setting method for wireless transmitter | |
| JPS6056329B2 (en) | sweep receiver | |
| JPS60160220A (en) | Drift detecting circuit | |
| KR950001436B1 (en) | Reference pulse generated circuit | |
| JPS631484Y2 (en) |