Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS5826837B2 - Hybrid integrated circuit board and its manufacturing method - Google Patents
[go: Go Back, main page]

JPS5826837B2 - Hybrid integrated circuit board and its manufacturing method - Google Patents

Hybrid integrated circuit board and its manufacturing method

Info

Publication number
JPS5826837B2
JPS5826837B2 JP54067628A JP6762879A JPS5826837B2 JP S5826837 B2 JPS5826837 B2 JP S5826837B2 JP 54067628 A JP54067628 A JP 54067628A JP 6762879 A JP6762879 A JP 6762879A JP S5826837 B2 JPS5826837 B2 JP S5826837B2
Authority
JP
Japan
Prior art keywords
substrate
oxide film
circuit board
integrated circuit
hybrid integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54067628A
Other languages
Japanese (ja)
Other versions
JPS55158694A (en
Inventor
敬男 三浦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Original Assignee
Tokyo Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Sanyo Electric Co Ltd, Sanyo Denki Co Ltd filed Critical Tokyo Sanyo Electric Co Ltd
Priority to JP54067628A priority Critical patent/JPS5826837B2/en
Publication of JPS55158694A publication Critical patent/JPS55158694A/en
Publication of JPS5826837B2 publication Critical patent/JPS5826837B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Insulated Metal Substrates For Printed Circuits (AREA)

Description

【発明の詳細な説明】 本発明は混成集積回路基板およびその製造方法に関する
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a hybrid integrated circuit board and method of manufacturing the same.

既に特公昭46−13234号公報でアルミニウム基板
の表面を陽極酸化した混成集積回路基板を提案した。
Japanese Patent Publication No. 46-13234 has already proposed a hybrid integrated circuit board in which the surface of an aluminum substrate is anodized.

斯る混成集積回路基板では第1図に示す如く6角形の蜂
の巣状に酸化アルミニウム(A1203)が形成され、
各々の6角形の中央には陽極酸化のための電流が流れる
ため丸型の孔1が残される。
In such a hybrid integrated circuit board, aluminum oxide (A1203) is formed in a hexagonal honeycomb shape as shown in FIG.
A round hole 1 is left in the center of each hexagon to allow current to flow for anodic oxidation.

この孔1の下にはアルミニウムが露出されるため封孔処
理されている。
Since aluminum is exposed below this hole 1, it is sealed.

封孔処理は98℃程度の熱湯あるいはスチームで電流密
度l〜2A/diで約30分以上行なわれ、この孔1に
水酸化アルミニウム(Al(OH)a)を充填して完全
封孔している。
The pore sealing treatment is carried out using hot water or steam at about 98°C for about 30 minutes or more at a current density of 1 to 2 A/di, and this hole 1 is filled with aluminum hydroxide (Al(OH)a) to completely seal it. There is.

この封孔された酸化膜上に銅箔をエポキシ樹脂で粘着し
て混成集積回路基板を提供している。
A hybrid integrated circuit board is provided by adhering a copper foil onto the sealed oxide film with an epoxy resin.

しかしながら斯る混成集積回路基板ではアルミニウムと
酸化アルミニウムとの熱膨張係数の差により200℃く
らいに加熱すると酸化アルミニウムに多数のクラックが
発生し絶縁不良を招く危惧を有している。
However, in such a hybrid integrated circuit board, due to the difference in thermal expansion coefficient between aluminum and aluminum oxide, when heated to about 200° C., there is a risk that many cracks will occur in the aluminum oxide, leading to poor insulation.

本発明は新患に鑑みてなされ、従来の欠点を完全に除去
した混成集積回路基板およびその製造方法を提供するも
のである。
The present invention was made in view of the new disease, and provides a hybrid integrated circuit board and a method for manufacturing the same, which completely eliminates the drawbacks of the prior art.

以下に第2図を参照して本発明の一実施例を詳述する。An embodiment of the present invention will be described in detail below with reference to FIG.

本発明に依る混成集積回路基板は第2図Cの如く、アル
ミニウム基板2と、基板2の一主面に形成されて未封孔
の酸化アルミニウム膜3と、基板2の反対主面に形成さ
れた封孔された酸化アルミニウム膜4と、未封孔の酸化
アルミニウム膜3上にエポキシ等の接着樹脂層5を介し
て粘着された銅箔等の導電金属箔層6より構成されてい
る。
The hybrid integrated circuit board according to the present invention, as shown in FIG. It consists of a sealed aluminum oxide film 4 and a conductive metal foil layer 6 such as copper foil adhered onto the unsealed aluminum oxide film 3 via an adhesive resin layer 5 such as epoxy.

本発明の特徴は導電金属箔層6を設ける基板2主面に未
封孔の酸化アルミニウム3を設ける点にあり、前述した
如く未封孔の酸化アルミニウム3に出来る陽極酸化の孔
を熱膨張のストレスを吸収するために用いている。
The feature of the present invention is that unsealed aluminum oxide 3 is provided on the main surface of the substrate 2 on which the conductive metal foil layer 6 is provided, and as described above, the anodized pores formed in the unsealed aluminum oxide 3 are removed by thermal expansion. It is used to absorb stress.

また導電金属箔層6とアルミニウム基板2との絶縁は主
として未封孔の酸化アルミニウム膜3で行い、陽極酸化
で残された孔は接着樹脂層5で埋めることにより絶縁さ
れる。
Further, the conductive metal foil layer 6 and the aluminum substrate 2 are insulated mainly by the unsealed aluminum oxide film 3, and the holes left by the anodization are filled with the adhesive resin layer 5 for insulation.

斯る構造では導電金属箔層6を設けた基板2主面ではク
ラックの発生を防止でき、一方外部に露出する基板2の
反対主面では封孔されるのでクラックは発生するが硬く
なり製造工程中の汚れ、きず、腐蝕を防止する。
With such a structure, the occurrence of cracks can be prevented on the main surface of the substrate 2 provided with the conductive metal foil layer 6, while on the other hand, the opposite main surface of the substrate 2 exposed to the outside is sealed, so cracks may occur, but the manufacturing process becomes hard. Prevents dirt, scratches, and corrosion inside.

次に本発明の製造方法を説明する。Next, the manufacturing method of the present invention will be explained.

先ず第2図Aに示す如く、アルミニウム基板2の両主面
に従来と同様に陽極酸化により酸化アルミニウム膜3を
形成する。
First, as shown in FIG. 2A, aluminum oxide films 3 are formed on both main surfaces of an aluminum substrate 2 by anodic oxidation as in the conventional method.

酸化アルミニウム膜3は第1図に示す陽極酸化による孔
がある。
The aluminum oxide film 3 has holes formed by anodic oxidation as shown in FIG.

続いて第2図Bの如く基板2の一生面全体にエポキシ等
の接着樹脂層5を用いて銅箔6を粘着する。
Subsequently, as shown in FIG. 2B, a copper foil 6 is adhered to the entire surface of the substrate 2 using an adhesive resin layer 5 such as epoxy.

然る後第2図Cの如く基板2全体を前述した封孔処理を
行う。
Thereafter, as shown in FIG. 2C, the entire substrate 2 is subjected to the above-described sealing process.

このとき導電金属糸層6を設けた基板2の主面は導電金
属箔層6で被覆されているので、基板2の反対主面のみ
選択的に封孔されるのである。
At this time, since the main surface of the substrate 2 provided with the conductive metal thread layer 6 is covered with the conductive metal foil layer 6, only the opposite main surface of the substrate 2 is selectively sealed.

導電金属箔層6表面は若干酸化されるが表面を少しエツ
チングすれば良い。
Although the surface of the conductive metal foil layer 6 is slightly oxidized, it is sufficient to slightly etch the surface.

耕土の如く本発明では何らのマスク手段を用いず従来と
同じ構成要素のみで片面封孔が容易に実施できるのであ
る。
As in the case of tilled soil, the present invention allows one-sided sealing to be carried out easily using only the same components as in the prior art, without using any masking means.

その後銅箔は周知のプリント板技術でエツチングされて
所望の導電路を形成する。
The copper foil is then etched using well known printed circuit board techniques to form the desired conductive paths.

以上に詳述した様に本発明ではクラックの発生の少い混
成集積回路基板を実現でき、且つ極めて容易な製造方法
で提供できるのであり、極めて有益なものである。
As described in detail above, the present invention is extremely advantageous since it is possible to realize a hybrid integrated circuit board with fewer cracks, and it can be provided by an extremely easy manufacturing method.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はアルミニウム基板の陽極酸化された表面を説明
する上面図、第2図は本発明を説明する上面図である。 1は孔、2はアルミニウム基板、3は未封孔の酸化アル
ミニウム膜、4は封孔された酸化アルミニウム膜、5は
接着樹脂層、6は導電金属箔層である。
FIG. 1 is a top view illustrating the anodized surface of an aluminum substrate, and FIG. 2 is a top view illustrating the present invention. 1 is a hole, 2 is an aluminum substrate, 3 is an unsealed aluminum oxide film, 4 is a sealed aluminum oxide film, 5 is an adhesive resin layer, and 6 is a conductive metal foil layer.

Claims (1)

【特許請求の範囲】 1 アルミニウム基板と該基板の一主面に形成された未
封孔の酸化膜と前記基板の反対主面に形成された封孔処
理された酸化膜と前記未封孔の酸化膜上に接着樹脂層を
介して設けられた導電金属箔層とを具備し、前記未封孔
を前記接着樹脂層により埋めることを特徴とした混成集
積回路基板。 2 アルミニウム基板の両主面に陽極酸化により酸化膜
を形成し、前記基板の一主面に接着樹脂層を介して導電
金属箔層を粘着し、該導電金属箔層をマスクとして前記
酸化膜の封孔処理を行うことを特徴とする混成集積回路
基板の製造方法。
[Scope of Claims] 1. An aluminum substrate, an unsealed oxide film formed on one main surface of the substrate, a sealed oxide film formed on the opposite main surface of the substrate, and an unsealed oxide film formed on the opposite main surface of the substrate. 1. A hybrid integrated circuit board comprising: a conductive metal foil layer provided on an oxide film via an adhesive resin layer; and the unsealed pores are filled with the adhesive resin layer. 2 Form an oxide film on both main surfaces of an aluminum substrate by anodic oxidation, adhere a conductive metal foil layer to one main surface of the substrate via an adhesive resin layer, and use the conductive metal foil layer as a mask to remove the oxide film. A method for manufacturing a hybrid integrated circuit board, characterized by performing a sealing process.
JP54067628A 1979-05-30 1979-05-30 Hybrid integrated circuit board and its manufacturing method Expired JPS5826837B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54067628A JPS5826837B2 (en) 1979-05-30 1979-05-30 Hybrid integrated circuit board and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54067628A JPS5826837B2 (en) 1979-05-30 1979-05-30 Hybrid integrated circuit board and its manufacturing method

Publications (2)

Publication Number Publication Date
JPS55158694A JPS55158694A (en) 1980-12-10
JPS5826837B2 true JPS5826837B2 (en) 1983-06-06

Family

ID=13350427

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54067628A Expired JPS5826837B2 (en) 1979-05-30 1979-05-30 Hybrid integrated circuit board and its manufacturing method

Country Status (1)

Country Link
JP (1) JPS5826837B2 (en)

Also Published As

Publication number Publication date
JPS55158694A (en) 1980-12-10

Similar Documents

Publication Publication Date Title
KR0154111B1 (en) Aluminum alloy semiconductor package
JP2664408B2 (en) Manufacturing method of hybrid integrated circuit
JPS5826837B2 (en) Hybrid integrated circuit board and its manufacturing method
JPH0318088A (en) Insulating metallic substrate and manufacture thereof
GB1414511A (en) Semiconductor devices
US4747908A (en) Method of making a hermetically sealed multilayer electrical feedthru
JPH0159755B2 (en)
JPH1098081A (en) Tape carrier for mounting semiconductor chip and method of manufacturing the same
CN223503238U (en) A thermally conductive aluminum substrate
JPS5998534A (en) Semiconductor device
JPH0238062A (en) Thermal head
JPH0823059A (en) Lead frame manufacturing method and method of etching dissimilar metal laminated material suitable for the method
JPH0216698B2 (en)
KR20100136798A (en) Method of Forming Metal Wiring Using Anodization
JPS5819135B2 (en) Manufacturing method of semiconductor device
JP2005294655A (en) Method of manufacturing profile including conductive layer on its surface, and heatsink
JPS58202590A (en) Method of producing substrate for printed circuit
JPH02138791A (en) Circuit board
JPS5972744A (en) Semiconductor device
JPS6241419B2 (en)
JP2867903B2 (en) Lead frame manufacturing method
JPH0149037B2 (en)
JPS59155948A (en) Manufacture of semiconductor device
JPS5819156B2 (en) Method for manufacturing hybrid integrated circuit board
JPS6387787A (en) Manufacture of printed wiring board