JPS5915180B2 - Manufacturing method of semiconductor device - Google Patents
Manufacturing method of semiconductor deviceInfo
- Publication number
- JPS5915180B2 JPS5915180B2 JP51072368A JP7236876A JPS5915180B2 JP S5915180 B2 JPS5915180 B2 JP S5915180B2 JP 51072368 A JP51072368 A JP 51072368A JP 7236876 A JP7236876 A JP 7236876A JP S5915180 B2 JPS5915180 B2 JP S5915180B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- metal film
- photosensitive resin
- metal
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
Landscapes
- Electrodes Of Semiconductors (AREA)
Description
【発明の詳細な説明】
本発明は金属バンプを有する半導体装置のより有効的製
造方法に関するものであつて、強酸,強アルカリを用い
ない製造方法を提供せんとするものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a more effective method for manufacturing a semiconductor device having metal bumps, and aims to provide a method for manufacturing a semiconductor device that does not use strong acids or strong alkalis.
従来、回路素子が形成された半導体基板上に金属バンプ
を形成するための方法として第1図に示すような製造方
法が提案されている。Conventionally, a manufacturing method as shown in FIG. 1 has been proposed as a method for forming metal bumps on a semiconductor substrate on which circuit elements are formed.
すなわち、シリコン等の半導体基板1上に形成されたS
iO2等の第1の絶縁層2に電極形成用のアルミニウム
膜を電子ビーム,抵抗加熱等の手段で5000〜100
00λ被着せしめ、電極部分3を残し他を除去せしめ、
しかる後CVD法で形成されたSiO2(以下CVDS
iO2と略記する)膜4を50000〜10000A被
着し、前記電極部分3の一部を残し、他を除去する。こ
れを第1図aに示す。次いで複数層からなる金属膜5を
蒸着法により全面に形成するが、前記金属膜5はCr−
Cu,Ni−Ql,Cr−Ni−0】 もしくはCr−
0】−Au,NiO】−Au,Cr−Ni−0J等の複
数層であつて同一の蒸着時に真空を止める事なく順次に
蒸着するものである。That is, S formed on a semiconductor substrate 1 such as silicon
An aluminum film for electrode formation is formed on the first insulating layer 2 made of iO2, etc. by means of an electron beam, resistance heating, etc.
00λ coating, leaving the electrode part 3 and removing the rest,
After that, SiO2 (hereinafter referred to as CVDS) was formed by CVD method.
A film 4 (abbreviated as iO2) is deposited for 50,000 to 10,000 A, and a part of the electrode part 3 is left, and the other part is removed. This is shown in Figure 1a. Next, a metal film 5 consisting of multiple layers is formed on the entire surface by a vapor deposition method, and the metal film 5 is made of Cr-
Cu, Ni-Ql, Cr-Ni-0] or Cr-
0]-Au, NiO]-Au, Cr-Ni-0J, etc., are deposited in sequence without stopping the vacuum during the same deposition.
Cr又はNiはアルミニウムの電極部分3もしくはCV
DSiO2膜4との密着力を高めるための膜であり、α
又はα一顛はメツキ処理によるバンプの形成を容易なら
しめるための膜であつて、Cr,Niのそれぞれの厚さ
は約1000λ,Cuは1000〜5000λの膜厚を
有する。又、Cr−,Niのかわりv(Ti膜を用いる
事もある第1図BO更に前記金寓膜5上にメツキマスク
用の感光性樹脂6を前記電極部近傍に設け開孔部7を形
成する第1図COしかるのち、前記金属膜5を一方の共
通電極として、顛又は01,半田等を電着せしめ、金属
バンプ8を形成する第1図D。前記金属バンプを通常5
〜201tmの高さに形成し、終れば、感光性樹脂6訃
よび金属膜5の不要部分をエツチングし除去し、第1図
eの構造を得るものであつた。この様な従来の製造方法
に}いては、金属バンプ8の形成後に複数層の金属膜5
を除去するために、金属膜の除去液(エツチング液)と
して、例えばCrであればフエリシアン化カリウムとカ
セイソーダの混合液ヴαであれば強酸を用いねばならな
い。Cr or Ni is aluminum electrode part 3 or CV
This is a film for increasing the adhesion with the DSiO2 film 4, and α
Alternatively, the α layer is a film for facilitating the formation of bumps by plating, and each of Cr and Ni has a thickness of about 1000λ, and the thickness of Cu has a thickness of 1000 to 5000λ. Furthermore, a photosensitive resin 6 for a plating mask is provided on the metal film 5 near the electrode portion to form an opening 7. 1D. Then, using the metal film 5 as one common electrode, a film or 01, solder, etc. is electrodeposited to form metal bumps 8.FIG. 1D.
After forming the photosensitive resin 6 and the unnecessary portions of the metal film 5 by etching, the structure shown in FIG. 1e was obtained. In such a conventional manufacturing method, after the metal bumps 8 are formed, a plurality of layers of the metal film 5 are formed.
In order to remove the metal film, for example, in the case of Cr, a mixed solution of potassium ferricyanide and caustic soda Vα must be used as a strong acid.
このために金属バンプ8もエツチングされ所望の形状を
消失してしまつたり、あるいは、長時間のエツチングに
より第1図e(7)A部にエツチング液が浸透してしま
い、金属バンプ8の接触面積を減少せしめ、付着強度を
低下させ、更にはCVDSiO2膜4にピンホールが存
在する場合には前記エツチング液により、電極配線もし
くは回″路素子を損傷,汚染してしまい、信頼性を著し
く低下させるものであつた。本発明は上述の従来法の欠
点に鑑みてなされたものである。For this reason, the metal bumps 8 may also be etched and lose their desired shape, or the etching solution may penetrate into part A (e(7) in Figure 1) due to long-term etching, causing the metal bumps 8 to come into contact with each other. This reduces the area and reduces the adhesion strength, and furthermore, if pinholes exist in the CVDSiO2 film 4, the etching solution damages or contaminates the electrode wiring or circuit elements, significantly reducing reliability. The present invention was made in view of the above-mentioned drawbacks of the conventional method.
本発明の構成例を金属・・ンプがんで構成される場合に
ついて、第2図で詳述する。An example of the structure of the present invention will be described in detail with reference to FIG. 2 when it is formed of a metal pump.
半導体基板11には熱酸化膜SlO2l2をマスクとし
て所望の回路素子が構成されて卦り、前記回路素子間を
接続するためのアルミニウム配線があり、前記アルミニ
ウム配線は外部電極と接続するためのパツト1極13に
接続される。Desired circuit elements are formed on the semiconductor substrate 11 using a thermal oxide film SlO2L2 as a mask, and there are aluminum wirings for connecting the circuit elements, and the aluminum wirings are connected to pads 1 for connecting to external electrodes. Connected to pole 13.
更に前記アルミニウム配線,パツト電極13を含めて半
導体基板11上〆(CVDSiO2l4を保護膜として
全面に被着される。次いで第1の感光性樹脂膜(図示せ
ず)を前記半導体基板11のCVDSiO2l4上に塗
布し、バツド電極13近傍のみを開孔せしめたマスクパ
ターンを形成し、前記CVDSiO2l4を露出させ、
HF系の腐触液に浸す事により前記露出したCVDSi
O2l4を除去できる。Furthermore, a first photosensitive resin film (not shown) is deposited on the entire surface of the semiconductor substrate 11 including the aluminum wiring and the patch electrodes 13 (CVDSiO2L4 is used as a protective film). and forming a mask pattern with holes only in the vicinity of the butt electrode 13 to expose the CVDSiO2l4,
The exposed CVDSi is immersed in an HF-based corrosive solution.
O2l4 can be removed.
そして不要となつた前記第1の感光性樹脂膜を除去すれ
ば第2図aの構造を得る。第2図aの状態に訃いて真空
蒸着法,スバツタ一法、電子ビーム法等により前記CV
DSiO2l4によりパターン形成を行なつた面上にア
ルミニウム膜15を被着せしめる第2図B。Then, by removing the unnecessary first photosensitive resin film, the structure shown in FIG. 2a is obtained. After leaving the state shown in Fig. 2a, the CV is removed by vacuum evaporation, sputtering method, electron beam method, etc.
FIG. 2B shows an aluminum film 15 deposited on the surface patterned with DSiO2l4.
更に前記アルミニウム膜15上((第2の感光性樹脂膜
16を塗布し、前記パツド電極13の近傍上のみを開孔
したパターンを形成し、露出した前記アルミニウム膜1
5を例えばH3PO4系の腐触液により前記開孔部分の
みを除去せしめる。Furthermore, a second photosensitive resin film 16 is coated on the aluminum film 15 (a second photosensitive resin film 16 is formed, and a pattern is formed in which holes are opened only in the vicinity of the pad electrode 13, and the exposed aluminum film 1
5, only the open pores are removed using, for example, a H3PO4-based corrosive solution.
ついで前記第2の感光性樹脂膜16を設けた状態で複数
層からなる金属膜17を蒸着法,スパツタ一法等で被着
する。Next, with the second photosensitive resin film 16 provided, a metal film 17 consisting of a plurality of layers is deposited by a vapor deposition method, a sputtering method, or the like.
ここで前記複数層からなる金属膜17は金属バンプがん
で構成される場合には、Cr,cLlのj構造である。
前記金属膜17が被着した状態を第2図cに示した。Here, when the metal film 17 consisting of multiple layers is composed of metal bump cancer, it has a j structure of Cr and cLl.
The state in which the metal film 17 is deposited is shown in FIG. 2c.
図に示した如く、前記金属膜17は、アルミニウム膜1
5と第2の感光性樹脂膜16のパターンによ◇段部Aに
}いて切断され、パッド電極上には金属膜17′が残存
する事になる。この状態において前記金属膜17′とア
ルミニウム膜15とは段部に訃いて互いに接触し、電気
的導通を得る事ができる。次いで第2の感光性樹脂膜1
6と前記第2の感光性樹脂膜16上の金寓膜17を除去
する。As shown in the figure, the metal film 17 is an aluminum film 1
5 and the pattern of the second photosensitive resin film 16, the metal film 17' remains on the pad electrode. In this state, the metal film 17' and the aluminum film 15 come into contact with each other at a stepped portion, and electrical continuity can be obtained. Next, the second photosensitive resin film 1
6 and the metal film 17 on the second photosensitive resin film 16 are removed.
除去は前記第2の感光性樹脂膜16を溶剤で溶解せしむ
れば、前記金寓膜17も除去され、パツド電極上には金
寓膜171のみが残る。次に金属バンプを形成させるた
めのマスクを第3の感光性樹脂18で形成し、パツド電
極の所望する部分のみを開孔する第2図DOしかる後、
金メツキを実施するわけであるが、メツキされる面が0
1面であれば、第2,第3の感光性樹脂膜18の形成時
にその面は汚染あるいは、酸化被膜が形成され、メツキ
処理に対して著しく妨げとなるものである。For removal, by dissolving the second photosensitive resin film 16 with a solvent, the metal film 17 is also removed, leaving only the metal film 171 on the pad electrode. Next, a mask for forming metal bumps is formed using the third photosensitive resin 18, and holes are opened only in the desired portions of the pad electrode.After that, as shown in FIG.
Gold plating is performed, but the surface to be plated is 0.
If it is one surface, that surface will be contaminated or an oxide film will be formed during the formation of the second and third photosensitive resin films 18, which will significantly hinder the plating process.
したがつて01表面に形成された汚染物,酸化物を除去
するために、充分に洗浄し、1〜10%程度のHCI液
によつて酸化物を除去する。前述のHCIによる酸化物
の除去は例えば5%HCI溶液に5秒間浸せば、α表面
は約100〜200λ除去され清浄な面を得る事ができ
る。又、Auメツキを実施するにあつては半導体基板上
のメツ拐されるべき部分、すなゎちパッド電極部分は全
て共通としなければならない。Therefore, in order to remove the contaminants and oxides formed on the surface of the 01, it is thoroughly washed and the oxides are removed using a 1 to 10% HCI solution. To remove oxides using HCI as described above, for example, by immersing the surface in a 5% HCI solution for 5 seconds, about 100 to 200 λ of the α surface can be removed and a clean surface can be obtained. Furthermore, when performing Au plating, the portions on the semiconductor substrate to be plated, ie, the pad electrode portions, must all be the same.
上述したメツキ用の共通電極に関しては、本発明の特徴
である第2図cの工程で得られたアルミニウム膜15に
より、金属膜17′と接触させ、共通電極をなすもので
ある。Regarding the common electrode for plating described above, the aluminum film 15 obtained in the process shown in FIG. 2c, which is a feature of the present invention, is brought into contact with the metal film 17' to form a common electrode.
従がつて半導体基板の端部に卦いて、導電性ペーストに
より外部電極との接続を得るか、もしくは、第3の感光
性樹脂膜18の一部を除去し、外部電極との接続を得る
事が出来る。又、金寓バンプがAuで形成される場合に
は、そのメツキ浴として、青化物浴,中性りん酸塩浴,
酸性リん?塩浴,酸性クエノ酸浴等が使用されるもので
あるが、ピンホールが少なく、比較的硬度の小さい酸性
クエン酸浴が本発明のような半導体基板上のバンプ形成
に適する。Therefore, at the end of the semiconductor substrate, a connection with an external electrode is obtained by using a conductive paste, or a part of the third photosensitive resin film 18 is removed to obtain a connection with an external electrode. I can do it. In addition, when the Kingyo bump is formed of Au, the plating bath may be a cyanide bath, a neutral phosphate bath,
Acidic phosphorus? A salt bath, an acidic citric acid bath, etc. are used, but the acidic citric acid bath, which has few pinholes and relatively low hardness, is suitable for forming bumps on a semiconductor substrate as in the present invention.
上記メツキ浴に前記半導体基板をマイナス極,Pt板を
プラス極とし、電流密度0.4A/Md程度で処理すれ
ば10−15μmの顛バンプ19が40〜90分で形成
される。If the plating bath is treated with the semiconductor substrate as a negative pole and the Pt plate as a positive pole at a current density of about 0.4 A/Md, a 10-15 μm thick bump 19 will be formed in 40-90 minutes.
この状態を第2図eに示した。次いで不要となつた第3
の感光性樹脂膜18を溶剤により除去し、アルミニウム
膜15もH3PO4系の又はNaOHの腐触液に浸せば
、すなわち強酸又は強アルカリを用いずに顛バン719
を腐触する事もなく容易に除去できるものである第2図
FO次に本発明の他の構成例を第3図で説明する。This state is shown in FIG. 2e. Then the third part which became unnecessary.
If the photosensitive resin film 18 is removed with a solvent and the aluminum film 15 is also immersed in a H3PO4-based or NaOH corrosive solution, the film 719 can be removed without using strong acid or strong alkali.
FIG. 2 FO can be easily removed without corrosion. Next, another example of the structure of the present invention will be explained with reference to FIG. 3.
前述した構成例の第2図cまではほぼ同−であるので省
略する。第2図cより不要となつた第2の感光性樹脂膜
16および金属膜17を除去した後、例えば50『Cの
酸素雰囲気中もしくは陽極酸化法によりアルミニウム表
面にA4O3膜15′を形成せしめる第3図DOしかる
のち丸 メツキ処理を行えば第3図e′の如くんバンプ
20が形成される。この工程において金属膜177以外
は全てAl2O3膜15′に覆われているから、Auバ
ンプは金属膜17′上のみに形成されるものである。A
uバンプの形成が終ればH3PO3とCrO3の混液に
浸せば容易にAl2O3膜15/をそしてH3PO4液
温度を上げればアルミニウム膜15を除去出来るから第
3図f′の構造を得る。本構成例に}いてはメツキ用の
感光性樹脂膜を必要としない。又、所望する金属バンプ
が形成されたならば、各金属膜間の電気的状態を良好に
するために不活性ガス雰囲気中にあ一いて4000C〜
550℃で20〜60分間の熱処理を行なえぱ良い。こ
の熱処理によつて前記金属膜はより微密に形成されると
同時に金属膜間での化合物の形成があり、これは電気的
状態を良好に保つばかりでなく、卦互いの密着力(付着
力)も増大させる結果となるものである。本発明の構成
例に訃いては金バンプを形成する場合について詳述した
が、他のバンプ、例えば半田バンプ、Cuバンプあるい
はこれらの組合せのバンプ形成にも適用できる事は言う
までもない。The sections up to FIG. 2c of the above-mentioned configuration example are almost the same, and will therefore be omitted. After removing the second photosensitive resin film 16 and metal film 17, which are no longer needed as shown in FIG. After that, a round plating process is performed to form a bump 20 as shown in FIG. 3 e'. In this step, since everything except the metal film 177 is covered with the Al2O3 film 15', the Au bumps are formed only on the metal film 17'. A
After the formation of the u-bumps is completed, the Al2O3 film 15/ can be easily removed by dipping it in a mixed solution of H3PO3 and CrO3, and the aluminum film 15 can be easily removed by raising the temperature of the H3PO4 solution, resulting in the structure shown in FIG. 3f'. This configuration example does not require a photosensitive resin film for plating. Once the desired metal bumps have been formed, heat the bumps at 4000C or more in an inert gas atmosphere to improve the electrical condition between each metal film.
Heat treatment at 550° C. for 20 to 60 minutes is sufficient. Through this heat treatment, the metal film is formed more minutely, and at the same time, a compound is formed between the metal films, which not only maintains a good electrical state but also has mutual adhesion (adhesive force). ) will also increase. Although the configuration example of the present invention has been described in detail with respect to the case where gold bumps are formed, it goes without saying that the present invention can also be applied to the formation of other bumps, such as solder bumps, Cu bumps, or a combination thereof.
更にパツド電極上の金寓膜をCr−0】の二層構造とし
て説明したが、他の金属膜Ni−Cu,Ti−Ql,C
r−Ni−Cu,Cr−Ti−Cu,Ni−Q卜M,N
i−αトALl,Ti−α卜Au,C計Ni−α−顛,
C卜Ti−0】一Auの構成でも良い。本発明の製造方
法においては、不要の金属膜を除去するにあたつて、従
来の如く強酸,強アルカリ溶液を用いないため、回路素
子が形成された半導体基板、もしくは、配線材料等を損
傷せしめたり、汚染させる事がないばかジか、製造Lも
安全な工程を得る事ができる。Furthermore, although the metal film on the pad electrode has been described as having a two-layer structure of Cr-0, other metal films such as Ni-Cu, Ti-Ql, and Cr-0 can also be used.
r-Ni-Cu, Cr-Ti-Cu, Ni-Q M, N
i-α TO ALl, Ti-α Au, C total Ni-α-frame,
A configuration of C 卜Ti-0]-Au may also be used. In the manufacturing method of the present invention, when removing unnecessary metal films, strong acid or strong alkaline solutions are not used as in the conventional methods, so there is no possibility of damaging the semiconductor substrate on which circuit elements are formed or wiring materials, etc. Since there is no risk of contamination or contamination, manufacturing L can also obtain a safe process.
更に金,属膜を感光性樹脂とアルミニウム膜との段差を
利用した、いわゆるリフトオフ法であるために金属膜1
7′の形成が著しく容易であるばか9でなく、確実に前
記金属膜17′を形成できるものである。Furthermore, since the metal film is formed using the so-called lift-off method that utilizes the step between the photosensitive resin and the aluminum film, the metal film 1
The metal film 17' can be reliably formed, rather than the method 9 in which the formation of the metal film 7' is extremely easy.
第1図a−eは従来の金属バンプの形成方法を説明する
ための半導体装置の構造断面図、第2図a−fおよび第
3図d′〜f竹それぞれ本発明の一実施例における金属
バンプの形成方法を説明するための半導体装置の構造断
面図である。
11・・・・・・半導体基板、13・・・・・・パツド
電極、14・・・・・・CVDSiO2膜、15・・・
・・・アルミニウム膜、17・・・・・・金属膜。1A to 1E are cross-sectional views of the structure of a semiconductor device for explaining a conventional method of forming metal bumps, FIGS. FIG. 2 is a structural cross-sectional view of a semiconductor device for explaining a method of forming bumps. 11... Semiconductor substrate, 13... Pad electrode, 14... CVDSiO2 film, 15...
...Aluminum film, 17...Metal film.
Claims (1)
基板上に第1の絶縁層を形成し、前記パッド電極上の所
望の位置に第1の感光性樹脂膜を用いて電極取出し用の
窓開けを行ない、前記第1の感光性樹脂膜を除去する工
程と、窓開けを行なつた前記第1の絶縁層上および前記
パッド電極上に第1の金属膜を蒸着する工程と、前記第
1の金属膜上に第2の感光性樹脂膜を塗布し、前記パッ
ド電極上のみに前記第1の金属膜を露出したパターンを
形成し、前記露出した第1の金属膜のみを除去する工程
と、次いで第2の金属膜を全面に被着する工程と、前記
第1の金属膜および前記第2の感光性樹脂パターンの段
部によつて、前記第2の金属膜を前記パッド電極上のみ
を残存させリフトオフする工程と、更に前記パッド電極
を含む領域に窓開けした第3の感光性樹脂膜を形成する
工程と、前記第3の感光性樹脂膜をマスクとして、又前
記第1の金属膜をメッキ用電極として、前記パッド電極
上の第2の金属膜上に金属バンプを形成する工程と、前
記第3の感光性樹脂膜および第1の金属膜を除去する工
程とからなることを特徴とする半導体装置の製造方法。 2 第1の金属膜がAl膜で構成されることを特徴とす
る特許請求の範囲第1項に記載の半導体装置の製造方法
。 3 第2、第3の感光性樹脂膜が光照射により溶剤に対
し可溶となるポジ型感光性樹脂膜であることを特徴とす
る特許請求の範囲第1項に記載の半導体装置の製造方法
。 4 半導体基板上に配線されたパッド電極を含む半導体
基板上に第1の絶縁層を形成し、前記電極上の所望の位
置に第1の感光性樹脂膜を用て電極取出し用の窓開けを
行ない、前記第1の感光性樹脂膜を除去する工程と、窓
開けを行なつた前記第1の絶縁層上および前記電極上に
第1の金属膜を蒸着する工程と、前記第1の金属膜上に
第2の感光性樹脂膜を塗布し、パッド電極上のみに前記
第1の金属膜を露出したパターンを形成し、前記第2の
感光性樹脂膜をマスクとして、前記第1の金属膜の露出
した部分を除去する工程と、次いで第2の金属膜を全面
に被着せしめる工程と、前記第2の感光性樹脂膜および
、前記第2の感光性樹脂膜上の前記第2の金属膜を除去
する工程と、前記第1の金属膜表面に酸化物を形成する
工程と、前記第1の金属膜をメッキ用電極とし、かつ前
記第1の金属膜表面の酸化物をメッキ用マスクとして、
前記第2の金属膜上に金属バンプを形成する工程と、前
記第1の金属膜および金属膜表面上の酸化物を除去する
工程とからなる事を特徴とする半導体装置の製造方法。 5 第1の金属膜がAl膜で構成される事を特徴とする
特許請求の範囲第4項に記載の半導体装置の製造方法。[Claims] 1. Forming a first insulating layer on a semiconductor substrate including a pad electrode wired on the semiconductor substrate, and using a first photosensitive resin film at a desired position on the pad electrode. A step of opening a window for taking out the electrode and removing the first photosensitive resin film, and depositing a first metal film on the first insulating layer in which the window has been opened and on the pad electrode. a step of applying a second photosensitive resin film on the first metal film to form a pattern in which the first metal film is exposed only on the pad electrode; the first metal film and the second photosensitive resin pattern, the second metal film is a step of lifting off leaving only on the pad electrode, a step of forming a third photosensitive resin film with a window in the region including the pad electrode, and using the third photosensitive resin film as a mask, Further, a step of forming a metal bump on the second metal film on the pad electrode using the first metal film as a plating electrode, and removing the third photosensitive resin film and the first metal film. 1. A method for manufacturing a semiconductor device, comprising the steps of: 2. The method of manufacturing a semiconductor device according to claim 1, wherein the first metal film is composed of an Al film. 3. The method for manufacturing a semiconductor device according to claim 1, wherein the second and third photosensitive resin films are positive photosensitive resin films that become soluble in a solvent upon irradiation with light. . 4. Forming a first insulating layer on a semiconductor substrate including pad electrodes wired on the semiconductor substrate, and opening a window for taking out the electrode using a first photosensitive resin film at a desired position on the electrode. and removing the first photosensitive resin film, depositing a first metal film on the window-opened first insulating layer and on the electrode, and removing the first metal film. A second photosensitive resin film is applied on the film, a pattern is formed in which the first metal film is exposed only on the pad electrode, and the first metal film is coated using the second photosensitive resin film as a mask. a step of removing the exposed portion of the film, then a step of covering the entire surface with a second metal film, and a step of removing the second metal film on the second photosensitive resin film and the second metal film on the second photosensitive resin film. a step of removing a metal film; a step of forming an oxide on the surface of the first metal film; and a step of using the first metal film as a plating electrode and using the oxide on the surface of the first metal film for plating. As a mask,
A method for manufacturing a semiconductor device, comprising the steps of: forming a metal bump on the second metal film; and removing oxides on the first metal film and the surface of the metal film. 5. The method of manufacturing a semiconductor device according to claim 4, wherein the first metal film is composed of an Al film.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP51072368A JPS5915180B2 (en) | 1976-06-18 | 1976-06-18 | Manufacturing method of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP51072368A JPS5915180B2 (en) | 1976-06-18 | 1976-06-18 | Manufacturing method of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS52155053A JPS52155053A (en) | 1977-12-23 |
| JPS5915180B2 true JPS5915180B2 (en) | 1984-04-07 |
Family
ID=13487289
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP51072368A Expired JPS5915180B2 (en) | 1976-06-18 | 1976-06-18 | Manufacturing method of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5915180B2 (en) |
-
1976
- 1976-06-18 JP JP51072368A patent/JPS5915180B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS52155053A (en) | 1977-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4016050A (en) | Conduction system for thin film and hybrid integrated circuits | |
| JPS5828736B2 (en) | How to form a flat thin film | |
| JPH1032208A (en) | Method for manufacturing semiconductor device | |
| JPS6032311B2 (en) | Electric conductor and its manufacturing method | |
| US4235648A (en) | Method for immersion plating very thin films of aluminum | |
| JPS5915180B2 (en) | Manufacturing method of semiconductor device | |
| JPS5950095B2 (en) | Manufacturing method of semiconductor device | |
| JPS5915179B2 (en) | Manufacturing method of semiconductor device | |
| JPS6329940A (en) | Manufacture of semiconductor device | |
| JPS5915181B2 (en) | Manufacturing method of semiconductor device | |
| JP2626028B2 (en) | Method for manufacturing semiconductor ceramic electronic component | |
| JPH0350734A (en) | Manufacture of integrated circuit | |
| JPH0312933A (en) | Manufacture of semiconductor device | |
| JPH06342796A (en) | Method of forming bump electrode | |
| JPH04307737A (en) | Manufacture of semiconductor device | |
| JP2614237B2 (en) | Method for manufacturing semiconductor device | |
| JPS61158166A (en) | Manufacture of substrate for bump metal formation | |
| JPS59121954A (en) | Manufacture of semiconductor device | |
| JPS58192351A (en) | Manufacture of semiconductor device | |
| JPS5910227A (en) | Semiconductor device | |
| JPS5847851B2 (en) | Method for manufacturing a semiconductor device having a titanium layer | |
| JPH02125621A (en) | Bump electrode forming method for semiconductor device | |
| JPS6210039B2 (en) | ||
| JPS594876B2 (en) | Thick film circuit board and its manufacturing method | |
| JPH11161916A (en) | Magnetic head manufacturing method |