JPH021389B2 - - Google Patents
Info
- Publication number
- JPH021389B2 JPH021389B2 JP59026464A JP2646484A JPH021389B2 JP H021389 B2 JPH021389 B2 JP H021389B2 JP 59026464 A JP59026464 A JP 59026464A JP 2646484 A JP2646484 A JP 2646484A JP H021389 B2 JPH021389 B2 JP H021389B2
- Authority
- JP
- Japan
- Prior art keywords
- organic insulating
- insulating resin
- resin layer
- conductor
- predetermined pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
【発明の詳細な説明】
〔発明の技術分野〕
この発明は、有機絶縁樹脂層を層間絶縁膜に用
いる多層回路基板の製造方法に関するものである
〔従来技術〕
第1図a〜hは、従来の製造方法による多層回
路基板の断面図であり、順次製造される多層回路
基板の製造過程を示す。図においては、1は基
板、2は導体、3は第1導体、4は有機絶縁樹
脂、5は第1有機絶縁樹脂層、6は第2有機絶縁
樹脂層、7は第2導体である。DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a method for manufacturing a multilayer circuit board using an organic insulating resin layer as an interlayer insulating film. [Prior Art] FIGS. FIG. 2 is a cross-sectional view of a multilayer circuit board manufactured by the manufacturing method of FIG. In the figure, 1 is a substrate, 2 is a conductor, 3 is a first conductor, 4 is an organic insulating resin, 5 is a first organic insulating resin layer, 6 is a second organic insulating resin layer, and 7 is a second conductor.
従来の多層回路基板の製造方法を以下に述べ
る。即ち導体2をスパツタ法及び蒸着法などを用
い成膜し(第1図a)、第1導体3を形成した後
(第1図b)、有機絶縁樹脂4をスピナーおよびロ
ールコーターなどで塗布する(第1図c)。次に、
この有機絶縁樹脂4を微細加工する。この有機絶
縁樹脂として例えばポリイミドを用いた場合は、
ポリイミド塗布、ベーキング後、ポジレジストを
スピナー及びロールコータで塗布、ベーキング、
露光後、アルカリ性ポジレジスト現像液を用い
て、レジストのパターニングを行なうとともに、
現像エツチング法でポリイミドのパターニングを
おこない第1有機絶縁樹脂層5を形成する。(第
1図d)。一般に、有機絶縁樹脂を、層間絶縁膜
として用いた場合は、ピンホールが生じる可能性
があるため、層間絶縁膜としての信頼性に乏し
い。この問題を解決するために、さらに、有機絶
縁樹脂を塗布し(第1図e)、第1図dと同じパ
ターンの第2有機絶縁樹脂層6を形成し(第1図
f)、2層以上の多層有機絶縁膜を形成する。次
に、導体2を、スパツタ法及び蒸着法などを用い
て成膜し(第1図g)、ホトレジストを用いて微
細加工をおこない第2導体7を形成し(1図h)、
多層回路基板を得る。 A conventional method for manufacturing a multilayer circuit board will be described below. That is, after forming the conductor 2 using a sputtering method, vapor deposition method, etc. (FIG. 1a) and forming the first conductor 3 (FIG. 1b), an organic insulating resin 4 is applied using a spinner, a roll coater, or the like. (Figure 1c). next,
This organic insulating resin 4 is microfabricated. For example, when polyimide is used as this organic insulating resin,
After applying polyimide and baking, apply positive resist using a spinner and roll coater, bake,
After exposure, the resist is patterned using an alkaline positive resist developer, and
The first organic insulating resin layer 5 is formed by patterning the polyimide using a developing and etching method. (Figure 1d). In general, when an organic insulating resin is used as an interlayer insulating film, pinholes may occur, resulting in poor reliability as an interlayer insulating film. In order to solve this problem, we further coated an organic insulating resin (Fig. 1 e) and formed a second organic insulating resin layer 6 with the same pattern as Fig. 1 d (Fig. 1 f). The above multilayer organic insulating film is formed. Next, a conductor 2 is formed into a film using a sputtering method, a vapor deposition method, etc. (Fig. 1 g), and a second conductor 7 is formed by microfabrication using a photoresist (Fig. 1 h),
Obtain a multilayer circuit board.
しかし、従来の製造方法により製造された多層
回路基板は、上記のように層間絶縁膜を有機絶縁
樹脂を複数回塗布することによつて形成している
ので、層間絶縁膜の膜厚が厚くなるため断差部で
上部導体が断線を生じやすくなるという欠点があ
る。 However, in multilayer circuit boards manufactured using conventional manufacturing methods, the interlayer insulating film is formed by applying organic insulating resin multiple times as described above, resulting in a thick interlayer insulating film. Therefore, there is a drawback that the upper conductor is likely to be disconnected at the difference portion.
この発明は上記従来の欠点を除去するためにな
されたもので、基板上に第1所定パターンの第1
導体を形成し、この第1導体の所望部分を覆うよ
うに第2所定パターンの第1有機絶縁樹脂層を形
成してポストキユアを行ない、この第1有機絶縁
樹脂層を有する基板上に有機絶縁樹脂を塗布し、
ポストキユア温度より低温でプレキユアし、第2
所定パターンと同一パターンで第1有機絶縁樹脂
層にずらせて重ねた第2有機絶縁樹脂層を形成
し、第2有機絶縁樹脂層を有する基板上に第3所
定パターンの第2導体を形成することにより、第
1有機絶縁樹脂層と第2有機絶縁樹脂層におい
て、パターンの一端をずらすと必然的に他端がず
れることから同一パターンを使用することがて
き、又、第1、第2有機絶縁樹脂層から成る層間
絶縁膜端部の断差量が少ないため上部導体の断切
れの生じにくい多層回路基板の製造方法を提供す
ることを目的とする。
This invention was made in order to eliminate the above-mentioned drawbacks of the conventional art.
A conductor is formed, a first organic insulating resin layer is formed in a second predetermined pattern so as to cover a desired portion of the first conductor, and post-curing is performed. Apply and
Pre-cure at a lower temperature than the post-cure temperature, and
forming a second organic insulating resin layer shifted and stacked on the first organic insulating resin layer in the same pattern as the predetermined pattern, and forming a second conductor in a third predetermined pattern on the substrate having the second organic insulating resin layer; Therefore, the same pattern can be used in the first organic insulating resin layer and the second organic insulating resin layer because if one end of the pattern is shifted, the other end will inevitably be shifted. It is an object of the present invention to provide a method for manufacturing a multilayer circuit board in which the upper conductor is less likely to be cut off because the amount of deviation at the end of an interlayer insulating film made of a resin layer is small.
第2図a〜hは、この発明の一実施例による多
層回路基板の断面図であり、順次製造される多層
回路基板の製造過程を示す。図において1〜7は
第1図と同様である。
FIGS. 2a to 2h are cross-sectional views of a multilayer circuit board according to an embodiment of the present invention, and show the manufacturing process of the multilayer circuit board that is sequentially manufactured. In the figure, numerals 1 to 7 are the same as in FIG.
この発明の一実施例による多層回路基板の製造
方法を以下に述べる。即ち、導体2を、スパツタ
法及び蒸着法などを用いて成膜し(第2図a)、
微細加工により第1所定パターンの第1導体を形
成した後(第2図b)、有機絶縁樹脂4をスピナ
ーおよびロールコータなどで塗布し、130℃でプ
レキユアする(第2図c)。次に、この有機絶縁
樹脂4を微細加工する。有機絶縁樹脂として例え
ばポリイミドを用いた場合は、ポリイミド上にポ
ジレジストを、スピナーあるいはロールコーター
で塗布し、ポジレジスト80℃でベーキング、露光
後、アルカリ性ポジレジスト現像液を用いてレジ
ストのパターニングをおこなうと同時に、現像エ
ツチング法で、ポリイミドをパターニングし、
200℃でポストキユアをおこない第2所定パター
ンの第1有機絶縁樹脂層5を形成する(第2図
d)。すでに述べたように、有機絶縁樹脂を、層
間絶縁膜として用いた場合は、ピンホールが生じ
る可能性がある。そこで、さらに有機絶縁樹脂4
(第2図e)を塗布する。次に、第2図dのパタ
ーニングに用いたものと同一のマスクを用い、パ
ターン形成位置を、第1有機絶縁樹脂層5のパタ
ーン位置から数10μm程度移動し、微細加工をお
こない、ポストキユアを行なつて、第2有機絶縁
樹脂層6を形成する(第2図f)。次に導体2を
スパツタおよび蒸着法で成膜し(第2図g)、微
細加工により、第3所定パターンの第2導体を形
成する(第2図h)。 A method of manufacturing a multilayer circuit board according to an embodiment of the present invention will be described below. That is, the conductor 2 is formed into a film using a sputtering method, a vapor deposition method, etc. (FIG. 2a),
After forming the first conductor in the first predetermined pattern by microfabrication (FIG. 2b), an organic insulating resin 4 is applied using a spinner, a roll coater, etc., and precured at 130° C. (FIG. 2c). Next, this organic insulating resin 4 is microfabricated. For example, when using polyimide as the organic insulating resin, apply a positive resist onto the polyimide using a spinner or roll coater, bake the positive resist at 80°C, expose it, and then pattern the resist using an alkaline positive resist developer. At the same time, the polyimide was patterned using a development and etching method.
Post-curing is performed at 200° C. to form the first organic insulating resin layer 5 in a second predetermined pattern (FIG. 2d). As already mentioned, when an organic insulating resin is used as an interlayer insulating film, pinholes may occur. Therefore, we added 4 organic insulating resins.
(Fig. 2e). Next, using the same mask as that used for patterning in FIG. 2d, the pattern formation position is moved by several tens of μm from the pattern position of the first organic insulating resin layer 5, microfabrication is performed, and postcuring is performed. As a result, a second organic insulating resin layer 6 is formed (FIG. 2f). Next, a conductor 2 is formed by sputtering and vapor deposition (FIG. 2g), and a second conductor having a third predetermined pattern is formed by microfabrication (FIG. 2h).
このようにして形成された多層回路基板の層間
絶縁膜は、2層の有機絶縁樹脂層から成り立つて
いるため、ピンホールが、第2あるいは、第1有
機絶縁樹脂層中に存在したとしても両層を貫通し
たピンホールが発生している確率は低いため有機
絶縁樹脂の層間絶縁膜としての信頼性は高い。し
かも、2層の有機絶縁樹脂で、層間絶縁膜を形成
しているにもかかわらず、層間絶縁膜の端部は有
機絶縁樹脂一層であり、段差の深さは浅い。この
ため、第2導体の有機絶縁樹脂層の端部における
断線をなくすことができる。 Since the interlayer insulating film of the multilayer circuit board formed in this way is composed of two organic insulating resin layers, even if a pinhole exists in the second or first organic insulating resin layer, both Since the probability of a pinhole penetrating the layer being generated is low, the reliability of the organic insulating resin as an interlayer insulating film is high. Moreover, although the interlayer insulating film is formed of two layers of organic insulating resin, the end portion of the interlayer insulating film is made of only one layer of organic insulating resin, and the depth of the step is shallow. Therefore, disconnection at the end of the organic insulating resin layer of the second conductor can be eliminated.
なお上記実施例では、層間絶縁膜として用いる
有機絶縁樹脂としては、2層で用いる場合につい
て説明したが、3層以上の多層で用いてもよく上
記実施例と同様の効果を奏する。 In the above embodiments, the organic insulating resin used as the interlayer insulating film is described as being used in two layers, but it may be used in multiple layers of three or more layers and the same effects as in the above embodiments can be obtained.
以上説明したとうり、この発明は基板上に第1
所定パターンの第1導体を形成し、この第1導体
の所望部分を覆うように第2所定パターンの第1
有機絶縁樹脂層を形成してポストキユアを行な
い、ポストキユアした第1有機絶縁樹脂層を有す
る基板上に有機絶縁樹脂を塗布し、上記ポストキ
ユア温度より低温でプレキユアし、第2所定パタ
ーンと同一パターンで第1有機絶縁樹脂層にずら
せて重ねた第2有機絶縁樹脂層を形成し、第2有
機絶縁樹脂層を有する基板上に第3所定パターン
の第2導体を形成することにより、パターンの一
端をずらすと必然的に他端がずれることから同一
パターンを使用することができ、又層間絶縁膜端
部の断差量が少ないため上部導体の断切れの生じ
にくい信頼性の高い多層回路基板の製造方法を得
ることができる。
As explained above, the present invention provides a first
A first conductor of a predetermined pattern is formed, and a first conductor of a second predetermined pattern is formed so as to cover a desired portion of the first conductor.
An organic insulating resin layer is formed and post-curing is performed, an organic insulating resin is applied onto the substrate having the post-cured first organic insulating resin layer, pre-curing is performed at a temperature lower than the post-curing temperature, and a second pre-curing pattern is formed in the same pattern as the second predetermined pattern. A second organic insulating resin layer is formed on the first organic insulating resin layer in a shifted manner, and a third predetermined pattern of second conductors is formed on the substrate having the second organic insulating resin layer, thereby shifting one end of the pattern. A method for manufacturing a highly reliable multilayer circuit board in which the same pattern can be used since the other end is inevitably shifted, and the upper conductor is less likely to be cut off because the amount of deviation at the end of the interlayer insulating film is small. can be obtained.
第1図a〜hは従来の製造方法により製造され
る多層回路基板を製造工程順に示す断面図、第2
図a〜hはこの発明の一実施例による多層回路基
板を製造工程順に示す断面図である。
図において、1は基板、2は導体、3は第1導
体、4は有機絶縁樹脂、5は第1有機絶縁樹脂
層、6は第2有機絶縁樹脂層、7は第2導体であ
る。なお、図中同一符号は同一又は相当部分を示
す。
Figures 1a to 1h are cross-sectional views showing a multilayer circuit board manufactured by a conventional manufacturing method in the order of manufacturing steps;
Figures a to h are cross-sectional views showing a multilayer circuit board according to an embodiment of the present invention in the order of manufacturing steps. In the figure, 1 is a substrate, 2 is a conductor, 3 is a first conductor, 4 is an organic insulating resin, 5 is a first organic insulating resin layer, 6 is a second organic insulating resin layer, and 7 is a second conductor. Note that the same reference numerals in the figures indicate the same or equivalent parts.
Claims (1)
する工程、第1導体を有す基板に導体の所望部分
を覆うように第2所定パターンの第1有機絶縁樹
脂層を形成しポストキユアを行なう工程、ポスト
キユアを行なつた第1有機絶縁樹脂層を有する基
板上に有機絶縁樹脂を塗布し、上記ポストキユア
温度より低温でプレキユアし、第2所定パターン
と同一パターンで第一有機絶縁樹脂層にずらせて
重ねた第2有機絶縁樹脂層を形成する工程、第2
有機絶縁樹脂層を有する基板上に第3所定パター
ンの第2導体を形成する工程を施す多層回路基板
の製造方法。1. Forming a first conductor in a first predetermined pattern on a substrate, forming a first organic insulating resin layer in a second predetermined pattern so as to cover a desired portion of the conductor on the substrate having the first conductor, and performing post-curing. In the process, an organic insulating resin is applied onto the substrate having the first organic insulating resin layer which has been post-cured, pre-curing at a temperature lower than the post-curing temperature, and shifting the first organic insulating resin layer in the same pattern as the second predetermined pattern. a step of forming a second organic insulating resin layer overlaid with a second organic insulating resin layer;
A method for manufacturing a multilayer circuit board, comprising the step of forming a second conductor in a third predetermined pattern on a substrate having an organic insulating resin layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2646484A JPS60169196A (en) | 1984-02-13 | 1984-02-13 | Method of producing multilayer circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2646484A JPS60169196A (en) | 1984-02-13 | 1984-02-13 | Method of producing multilayer circuit board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60169196A JPS60169196A (en) | 1985-09-02 |
| JPH021389B2 true JPH021389B2 (en) | 1990-01-11 |
Family
ID=12194233
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2646484A Granted JPS60169196A (en) | 1984-02-13 | 1984-02-13 | Method of producing multilayer circuit board |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60169196A (en) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56157053A (en) * | 1980-05-09 | 1981-12-04 | Hitachi Ltd | Manufacture of thick film hybrid ic plate |
-
1984
- 1984-02-13 JP JP2646484A patent/JPS60169196A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60169196A (en) | 1985-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4882839A (en) | Method of manufacturing multi-layered wiring substrate | |
| JPH0669351A (en) | Manufacture of contact of multilayer metal interconnection structure | |
| JPH021389B2 (en) | ||
| JPH05152764A (en) | Manufacture of multilayered wiring board | |
| JPS5928990B2 (en) | semiconductor equipment | |
| JPH0587973B2 (en) | ||
| JPH08298369A (en) | Polyimide film on copper wiring and its forming method | |
| JPS61179598A (en) | Formation of multilayer interconnection | |
| JPH06244553A (en) | Method for manufacturing thin film multilayer wiring board | |
| JPH0621240A (en) | Wiring connecting structure of semiconductor device and manufacture thereof | |
| KR960006963B1 (en) | Forming method of double metal layer for semiconductor device | |
| JPS61180456A (en) | Manufacture of semiconductor device | |
| JPH079933B2 (en) | Method for manufacturing semiconductor device | |
| JPS62171194A (en) | Matrix wiring board | |
| KR960008559B1 (en) | Method of forming fine contact hole in semiconductor device | |
| JPS6334928A (en) | Formation of through hole | |
| JPS5955038A (en) | Formation of multilayer wiring | |
| JPH03127827A (en) | Manufacture of semiconductor device | |
| JPS627878A (en) | Formation of metallic pattern | |
| JPH0684897A (en) | Manufacture of semiconductor device | |
| JPS6226843A (en) | Formation of electrode metal wiring pattern | |
| JPH04218946A (en) | Formation of through hole | |
| JPH0528500B2 (en) | ||
| JPS59148348A (en) | Semiconductor device and manufacture thereof | |
| JPH01207950A (en) | Manufacture of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |