Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0528500B2 - - Google Patents
[go: Go Back, main page]

JPH0528500B2 - - Google Patents

Info

Publication number
JPH0528500B2
JPH0528500B2 JP60212401A JP21240185A JPH0528500B2 JP H0528500 B2 JPH0528500 B2 JP H0528500B2 JP 60212401 A JP60212401 A JP 60212401A JP 21240185 A JP21240185 A JP 21240185A JP H0528500 B2 JPH0528500 B2 JP H0528500B2
Authority
JP
Japan
Prior art keywords
layer
forming
wiring
resistant resin
photosensitive heat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60212401A
Other languages
Japanese (ja)
Other versions
JPS6273739A (en
Inventor
Mitsuo Yoshimoto
Akihiro Kenmochi
Tsuneaki Kamei
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP21240185A priority Critical patent/JPS6273739A/en
Publication of JPS6273739A publication Critical patent/JPS6273739A/en
Publication of JPH0528500B2 publication Critical patent/JPH0528500B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Local Oxidation Of Silicon (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は感光性耐熱樹脂の二層積層構造の層間
絶縁膜を用いる多層配線の形成方法に関するもの
である。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a method for forming multilayer wiring using an interlayer insulating film having a two-layer laminated structure of photosensitive heat-resistant resin.

〔発明の背景〕[Background of the invention]

従来の多層配線構造体およびその製造方法は、
第2図に示すとおりである。すなわち、基板1上
に第一層配線導体2を形成した後、PIQ(日立化
成〓の商標)のプレポリマーを塗布し、最終的に
は300℃以上の温度で加熱硬化し、第一高分子樹
絶縁膜であるPIQ層3を形成する。次いで、所定
の位置に接続窓4を設けた後、第二層の配線導体
5を形成し、該配線導体5上にPIQ層6を設ける
と共に接続窓7を形成し、該接続窓7上に第三層
の配線導体8を形成している。このようにPIQ層
3,6、接続窓4,7および配線導体2,5,8
の形成を繰り返せば、何層も積層された多層配線
の形成が可能である。
The conventional multilayer wiring structure and its manufacturing method are
As shown in Figure 2. That is, after forming the first layer wiring conductor 2 on the substrate 1, a prepolymer of PIQ (trademark of Hitachi Chemical) is applied, and finally it is heated and cured at a temperature of 300°C or higher to form the first polymer. PIQ layer 3, which is a wood insulating film, is formed. Next, after providing a connection window 4 at a predetermined position, a second layer of wiring conductor 5 is formed, a PIQ layer 6 is provided on the wiring conductor 5, and a connection window 7 is formed. A third layer of wiring conductor 8 is formed. In this way, PIQ layers 3, 6, connection windows 4, 7 and wiring conductors 2, 5, 8
By repeating the formation of the above steps, it is possible to form a multilayer interconnection in which many layers are stacked.

ところが、上記接続窓4,7の形成は、PIQ層
をネガタイプのホトレジストで覆い、露光・現像
処理後にヒドラジンヒドラートとエチレンジアミ
ンの混合液で選択的にエツチングすることにより
行つていた。この場合、該エツチング液は、完全
に硬化したPIQ層をエツチングする。このため接
続窓4,7のマスク合わせがずれて、接続窓7が
下層配線導体5の幅から外れると、下層のPIQ層
3もエツチングされるので、多層配線の信頼性の
面で好ましくない。
However, the connection windows 4 and 7 were formed by covering the PIQ layer with a negative type photoresist, and selectively etching it with a mixed solution of hydrazine hydrate and ethylenediamine after exposure and development. In this case, the etching solution etches the fully cured PIQ layer. For this reason, if the mask alignment of the connection windows 4 and 7 is misaligned and the connection window 7 deviates from the width of the lower wiring conductor 5, the lower PIQ layer 3 will also be etched, which is unfavorable in terms of the reliability of the multilayer wiring.

したがつて、第二層配線導体5の幅は、合わせ
精度および寸法のバラツキを考慮して十分に広く
形成する必要があつた。このため、第二層配線導
体5の幅と間隔を十分に小さくすることができな
いので、配線の微細化による高密度多層配線の形
成に支障をきたす恐れがあつた。
Therefore, the width of the second layer wiring conductor 5 needed to be formed sufficiently wide, taking into consideration alignment accuracy and dimensional variations. For this reason, the width and spacing of the second layer wiring conductors 5 cannot be made sufficiently small, which may impede the formation of high-density multilayer wiring due to miniaturization of the wiring.

この対策として特開昭59−106136号公報に記載
された多層配線構造体および製造方法がある。該
製造方法を第3図について説明する。
As a countermeasure to this problem, there is a multilayer wiring structure and a manufacturing method described in Japanese Patent Application Laid-Open No. 59-106136. The manufacturing method will be explained with reference to FIG.

基板1上に第一層配線2、第一PIQ層3、接続
窓4および第二層配線5Aを、第1図に示す従来
方法と同様にして形成する。次いで、再びPIQ層
3上にPIQのプレポリマー液を回転塗布して半硬
化した後、ネガタイプのホトレジストを塗布し、
露光・現像して第二PIQ層6A上に接続窓パター
ンを形成した後、硬化したPIQをエツチングしな
いが半硬化したPIQをエツチングして接続窓7A
を形成する。この場合、エツチング液としてテト
ラメチルアンモニウムハイドロオキサイドを25%
含有するアルコール溶液を使用する。
First layer wiring 2, first PIQ layer 3, connection window 4 and second layer wiring 5A are formed on substrate 1 in the same manner as the conventional method shown in FIG. Next, the PIQ prepolymer solution was spin-coated on the PIQ layer 3 again and semi-cured, and then a negative type photoresist was applied.
After exposure and development to form a connection window pattern on the second PIQ layer 6A, the hardened PIQ is not etched, but the semi-hardened PIQ is etched to form the connection window 7A.
form. In this case, use 25% tetramethylammonium hydroxide as the etching solution.
Use an alcoholic solution containing

上記接続窓7Aの形成後に最終ベークを施して
PIQ層6Aを完成し、さらに第三層配線8Aを形
成する。このような方法によれば、上層の接続窓
7Aのエツチング時に下層の樹脂(PIQ)層3が
エツチングされることがないため、第二層配線5
Aの幅を小さくすることが可能である。
After forming the connection window 7A, final baking is performed.
After completing the PIQ layer 6A, the third layer wiring 8A is further formed. According to such a method, the lower resin (PIQ) layer 3 is not etched when the upper layer connection window 7A is etched, so that the second layer wiring 5
It is possible to reduce the width of A.

ところが、この方法では上層の接続窓7Aの加
工を半硬硬の状態で行う必要があるため、従来方
法(第1図)よりも加工時のPIQ層厚が大となる
から、微細加工が容易でない難点がある。
However, with this method, it is necessary to process the upper layer connection window 7A in a semi-hard state, so the PIQ layer thickness during processing is larger than in the conventional method (Fig. 1), making microfabrication easier. There is a drawback.

〔発明の目的〕[Purpose of the invention]

本発明は上記のような従来技術の問題点を解消
し、高集積化が可能で、かつ接続窓の加工精度が
良好であり、しかも工程数の少ない多層配線の形
成方法を提供することを目的とするものである。
It is an object of the present invention to solve the problems of the prior art as described above, and to provide a method for forming multilayer wiring that allows high integration, has good processing accuracy of connection windows, and requires a small number of steps. That is.

〔発明の概要〕[Summary of the invention]

本発明は上記目的を達成するために、基板上に
第一層配線と、第一接続窓を形成する第一感光性
耐熱樹脂層とを形成する第一工程と、該樹脂層上
に第二層配線、第2接続窓を形成する第二感光性
耐熱樹脂層および第三層配線などを形成する第二
工程とからなる多層配線の形成方法において、該
第二工程の第二感光性耐熱樹脂層は、前記第一工
程の第一感光性耐熱樹脂層上に感光性耐熱樹脂を
塗布した後、露光・現像により第二接続窓を形成
する感光性耐熱樹脂層を形成し、このような樹脂
層形成工程を再度繰り返すことにより、二重接続
窓を有する二重層構造に形成したことを特徴とす
る。
In order to achieve the above object, the present invention includes a first step of forming a first layer of wiring and a first photosensitive heat-resistant resin layer forming a first connection window on a substrate, and a second step of forming a first layer of wiring and a first photosensitive heat-resistant resin layer on the resin layer. A method for forming a multilayer wiring comprising a second step of forming a layer wiring, a second photosensitive heat resistant resin layer forming a second connection window, a third layer wiring, etc., wherein the second photosensitive heat resistant resin in the second step The layer is formed by coating a photosensitive heat resistant resin on the first photosensitive heat resistant resin layer in the first step, and then forming a photosensitive heat resistant resin layer forming the second connection window by exposure and development. By repeating the layer forming process again, a double layer structure having double connection windows is formed.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を図面について説明す
る。
An embodiment of the present invention will be described below with reference to the drawings.

第1図は本発明の形成方法を適用した多層配線
構造体の断面図である。同図において、基板1上
には、従来の方法と同様にして第一層配線2、
PIQ層3、接続窓4および第二層配線5Bが形成
されている。
FIG. 1 is a sectional view of a multilayer wiring structure to which the formation method of the present invention is applied. In the same figure, on a substrate 1, first layer wiring 2,
A PIQ layer 3, a connection window 4 and a second layer wiring 5B are formed.

上記PIQ層3および接続窓4上に感光性耐熱樹
脂ワニス、例えばPhoto−PAL(日立化成〓商標)
をスピン塗布した後、プリベークを85℃で15分間
行う。次いで所定のホトマスクを介して100mJ/
cm2(at365nm)の露光を行つた後、NMP(Nメチ
ルーユーピロリドン)と水を4:1の割合で混合
した現像液で現像し、180℃のN2中で30分、400
℃のN2中で60分間ステツプキユアを行つて接続
窓7B1形成する感光性耐熱樹脂層6B1を形成す
る。このような樹脂層形成工程を再度繰り返すこ
とにより、接続窓7B2を形成する感光性耐熱樹
脂層6B2を形成して、二重接続窓7Bを有する
二重構造の第二感光性耐熱樹脂層6Bを形成す
る。次に従来の方法と同様にして第三層配線8B
を形成する。
A photosensitive heat-resistant resin varnish, such as Photo-PAL (Hitachi Chemical trademark), is applied on the PIQ layer 3 and the connection window 4.
After spin coating, pre-bake at 85°C for 15 minutes. Then, 100mJ/
cm 2 (at 365 nm), developed with a developer mixture of NMP (N-methyl-upyrrolidone) and water at a ratio of 4:1, and exposed to 400 nm in N 2 at 180°C for 30 minutes.
A step cure is performed for 60 minutes in N2 at a temperature of 0.degree. C. to form a photosensitive heat-resistant resin layer 6B1 that forms a connection window 7B1 . By repeating such a resin layer forming process again, a photosensitive heat-resistant resin layer 6B 2 forming the connection window 7B 2 is formed, and a second photosensitive heat-resistant resin layer having a double structure having a double connection window 7B is formed. Form 6B. Next, in the same way as the conventional method, the third layer wiring 8B
form.

本実施例は二層からなる第二感光性耐熱樹脂層
6Bを有する多層配線の形成方法について説明し
たが、本発明はこれに限定されず、三層以上の多
層配線の形成にも適用可能である。
Although this embodiment describes a method for forming a multilayer wiring having a second photosensitive heat-resistant resin layer 6B consisting of two layers, the present invention is not limited thereto, and can also be applied to the formation of a multilayer wiring having three or more layers. be.

本実施例によれば、第二感光性熱樹脂層6Bに
接続窓8Bを形成する場合、PIQ層3をエツチン
グする必要がないので、第二層配線5Bの幅を小
さくすることができるから、第二層配線5Bの高
密度化が可能である。また、接続窓7Bは二回加
工により形成されるため、一回当りの加工時の感
光性耐熱樹脂層の厚さが小さくなるから微細加工
が可能である。
According to this embodiment, when forming the connection window 8B in the second photosensitive thermoresin layer 6B, there is no need to etch the PIQ layer 3, so the width of the second layer wiring 5B can be reduced. It is possible to increase the density of the second layer wiring 5B. Further, since the connection window 7B is formed by two-step processing, the thickness of the photosensitive heat-resistant resin layer during each processing becomes smaller, so that fine processing is possible.

一方、二回加工による工程数の増加に対して
は、ホトレジストと感光性耐熱樹脂層の機能を合
せ持つた感光性ポリイミドを用いることにより、
工程数を従来の方法における工程数以下とするこ
とができる。
On the other hand, in order to cope with the increase in the number of steps due to two-step processing, by using a photosensitive polyimide that has both the functions of a photoresist and a photosensitive heat-resistant resin layer,
The number of steps can be less than the number of steps in the conventional method.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明によれば、下層の
感光性耐熱樹脂層に接続窓よりも大きな配線接続
パターンを設ける必要がないため、多層配線の高
集積化が可能となり、かつ接続窓の加工精度の向
上および加工工数の低減をはかることができる。
As explained above, according to the present invention, there is no need to provide a wiring connection pattern larger than the connection window in the lower photosensitive heat-resistant resin layer, so it is possible to increase the integration of multilayer wiring, and to process the connection window. It is possible to improve accuracy and reduce processing man-hours.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明に係わる多層配線の形成方法を
適用した多層配線構造体の断面図、第2図および
第3図は従来の方法による各多層配線構造体の断
面図である。 1……基板、2,5B,6B……第一、第二、
第三層配線、3,6B……第一、第二感光性耐熱
樹脂層、7B……第二接続窓。
FIG. 1 is a sectional view of a multilayer wiring structure to which the method of forming a multilayer wiring according to the present invention is applied, and FIGS. 2 and 3 are sectional views of each multilayer wiring structure formed by a conventional method. 1... Board, 2, 5B, 6B... First, second,
Third layer wiring, 3, 6B...first and second photosensitive heat-resistant resin layers, 7B...second connection window.

Claims (1)

【特許請求の範囲】 1 基板上に第一層配線と、第一接続窓を形成す
る第一感光性耐熱樹脂層とを形成する第一工程
と、該樹脂層上に第二層配線、第2接続窓を形成
する第二感光性耐熱樹脂層および第三層配線など
を形成する第二工程とからなる多層配線の形成方
法において、該第二工程の第二感光性耐熱樹脂層
は、前記第一工程の第一感光性耐熱樹脂層上に感
光性耐熱樹脂を塗布した後、露光・現像により第
二接続窓を形成する感光性耐熱樹脂層を形成し、
このような樹脂層形成工程を再度繰り返すことに
より、二重接続窓を有する二重層構造に形成した
ことを特徴とする多層配線の形成方法。 2 上記第二層配線の幅を第二接続窓の寸法とほ
ぼ等しいか、または該寸法以下に設定したことを
特徴とする特許請求の範囲第1項記載の多層配線
の形成方法。
[Claims] 1. A first step of forming a first layer wiring and a first photosensitive heat-resistant resin layer forming a first connection window on a substrate, and forming a second layer wiring and a first layer wiring on the resin layer. 2. In a method for forming a multilayer wiring comprising a second photosensitive heat-resistant resin layer forming a connection window and a second step of forming a third layer wiring, etc., the second photosensitive heat-resistant resin layer in the second step is After applying a photosensitive heat resistant resin on the first photosensitive heat resistant resin layer in the first step, a photosensitive heat resistant resin layer forming a second connection window is formed by exposure and development,
A method for forming a multilayer wiring, characterized in that a double layer structure having double connection windows is formed by repeating such a resin layer forming step again. 2. The method of forming a multilayer wiring according to claim 1, wherein the width of the second layer wiring is set to be approximately equal to or less than the dimension of the second connection window.
JP21240185A 1985-09-27 1985-09-27 How to form multilayer wiring Granted JPS6273739A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21240185A JPS6273739A (en) 1985-09-27 1985-09-27 How to form multilayer wiring

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21240185A JPS6273739A (en) 1985-09-27 1985-09-27 How to form multilayer wiring

Publications (2)

Publication Number Publication Date
JPS6273739A JPS6273739A (en) 1987-04-04
JPH0528500B2 true JPH0528500B2 (en) 1993-04-26

Family

ID=16621972

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21240185A Granted JPS6273739A (en) 1985-09-27 1985-09-27 How to form multilayer wiring

Country Status (1)

Country Link
JP (1) JPS6273739A (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56111296A (en) * 1980-02-08 1981-09-02 Tokyo Shibaura Electric Co Method of forming multilayer wire
JPS5893240A (en) * 1981-11-30 1983-06-02 Japan Synthetic Rubber Co Ltd Semiconductor device and preparation thereof
JPS5915943A (en) * 1982-07-20 1984-01-27 Konishiroku Photo Ind Co Ltd Electrostatic recording body
JPS59159543A (en) * 1983-03-02 1984-09-10 Hitachi Ltd Wiring structure and its manufacturing method

Also Published As

Publication number Publication date
JPS6273739A (en) 1987-04-04

Similar Documents

Publication Publication Date Title
JP2916905B2 (en) Semiconductor element wiring forming method
JPS59197139A (en) Method of treating integrated circuit
JPH0528500B2 (en)
JPS59159543A (en) Wiring structure and its manufacturing method
JPH08298369A (en) Polyimide film on copper wiring and its forming method
JPH079933B2 (en) Method for manufacturing semiconductor device
KR100265991B1 (en) Manufacture of semiconductor device
JPS5833854A (en) Manufacture of semiconductor device
JP2644847B2 (en) Multilayer wiring board and method of manufacturing the same
KR960008559B1 (en) Method of forming fine contact hole in semiconductor device
JPS6220399A (en) Formation of multilayer interconnection
JPH0642517B2 (en) Method for forming insulating film having connection window
JPS59106136A (en) Wiring structure and its manufacturing method
JPS6355784B2 (en)
JPS5936944A (en) Formation of multilayer wiring
JPH02105554A (en) Manufacture of semiconductor device
JP3046114B2 (en) Method for manufacturing semiconductor integrated circuit device
JPS5955038A (en) Formation of multilayer wiring
JPH021389B2 (en)
JPS63205992A (en) How to form a wiring board
JPS6146973B2 (en)
JPS6295895A (en) Method for forming through holes
JPS6134956A (en) Method for forming wiring layer
JPS62293644A (en) Manufacture of semiconductor device
JPH079939B2 (en) Multilayer wiring formation method