Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0731920B2 - Measuring method of programmable element - Google Patents
[go: Go Back, main page]

JPH0731920B2 - Measuring method of programmable element - Google Patents

Measuring method of programmable element

Info

Publication number
JPH0731920B2
JPH0731920B2 JP21316086A JP21316086A JPH0731920B2 JP H0731920 B2 JPH0731920 B2 JP H0731920B2 JP 21316086 A JP21316086 A JP 21316086A JP 21316086 A JP21316086 A JP 21316086A JP H0731920 B2 JPH0731920 B2 JP H0731920B2
Authority
JP
Japan
Prior art keywords
leakage current
output
memory cells
programmable element
measuring method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP21316086A
Other languages
Japanese (ja)
Other versions
JPS6366800A (en
Inventor
博昭 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP21316086A priority Critical patent/JPH0731920B2/en
Publication of JPS6366800A publication Critical patent/JPS6366800A/en
Publication of JPH0731920B2 publication Critical patent/JPH0731920B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、プログラム素子に関し、特に出力漏れ電流測
定法に関する。
TECHNICAL FIELD The present invention relates to a program element, and more particularly to a method for measuring output leakage current.

〔従来の技術〕 プログラマブル素子は、マーザが自由に所望の論理素子
を作ることが出来るので広く用いられている。
[Prior Art] Programmable elements are widely used because the marser can freely create desired logic elements.

しかしながら製造時は、末書込みの状態で出荷する必要
があるので、ユーザが使用する記憶セルとは別に、あら
かじめ製造時に書込まれた機能チェック用記憶セルを搭
載するなどして、末書込み状態でも検査が出来る様に工
夫している。
However, at the time of manufacturing, it is necessary to ship in the final write state. Therefore, in addition to the memory cells used by the user, the function check memory cells written in advance at the time of manufacture can be installed, so that even in the final write state. It is devised so that it can be inspected.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

出力を高インピーダンス状態にさせて漏れ電流の有無を
測定する出力漏れ電流の測定は、通常末書込みセルを選
択して測定をしていた。末書込みセルを選択した場合出
力の漏れ電流の有無の測定は、可能であるが、書込み時
に使用する電流通路に漏れ電流通路がある場合には、末
書込みセル選択では、検出できないことがあり、書込み
後初めて出力漏れ電流が検出され、書込み不良となり書
込み歩留を低下させたり、使用中に出力漏れ電流が増大
し、不良となり、システムの信頼性を低下させる事があ
った。
The output leakage current, in which the output is placed in a high impedance state and the presence or absence of a leakage current is measured, is usually measured by selecting the write-in end cell. When the end write cell is selected, it is possible to measure the presence or absence of output leakage current, but if there is a leak current path in the current path used during writing, it may not be possible to detect it with end write cell selection. Output leakage current is detected for the first time after writing, resulting in writing failure, which reduces the writing yield, or output leakage current increases during use, which results in failure and reduces system reliability.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の目的は、プログラマブル素子の製造時に出力漏
れ電流を完全に検出できる測定法を提供することにあ
る。
It is an object of the present invention to provide a measurement method capable of completely detecting output leakage current when manufacturing a programmable element.

本発明の出力漏れ電流測定法は、製造時にすでに書込ま
れている機能チェック用記憶素子の書込み済みセルを選
択して出力漏れ電流を検出する測定法である。
The output leakage current measuring method of the present invention is a measuring method for detecting an output leakage current by selecting a written cell of a function check memory element that has been written at the time of manufacturing.

第2図は、従来のプログラマブル素子の一種であるプロ
グラマブル・リード・オンリー・メモリ(以下PROM)の
構成図である。1は、X側のデコーダ、2は、読み出し
時に使用するY側デコーダ、3は、書込み時に使用する
電流駆動回路である。4は、出力回路であり、5は、出
力回路の活性化、非活性化を制御するCS回路である。10
は、出力から電流駆動回路への電流通路であり、Qmn
(m=1,2,n=1,2)は、ユーザが使用する記憶セルであ
る。
FIG. 2 is a configuration diagram of a programmable read only memory (hereinafter referred to as PROM) which is a type of conventional programmable element. Reference numeral 1 is an X-side decoder, 2 is a Y-side decoder used for reading, and 3 is a current drive circuit used for writing. Reference numeral 4 is an output circuit, and 5 is a CS circuit for controlling activation and deactivation of the output circuit. Ten
Is the current path from the output to the current drive circuit, Qmn
(M = 1,2, n = 1,2) is a memory cell used by the user.

出力洩れ電流の測定は、CS入力より出力を非活性化し
て、出力漏れ電流通路の有無を検出する。出力漏れ電流
の電流通路は、次の2通路が考えられる。1つは、出力
回路そのものに電流通路がある場合、これは、選択され
た記憶セルの状態に関係なく漏れ電流は、検出できる。
他の1つは、3の電流駆動回路に漏れ電流通路がある場
合である。
The output leakage current is measured by deactivating the output from the CS input and detecting the presence or absence of the output leakage current path. The following two paths can be considered as the current path of the output leakage current. First, if the output circuit itself has a current path, this allows the leakage current to be detected regardless of the state of the selected memory cell.
The other is when there is a leakage current path in the current drive circuit of 3.

この場合選択されている記憶セルが末書込みであると漏
れ電流の方向に逆方向のダイオードとして働く為に電流
通路が遮断され、出力漏れ電流を検出できない。この場
合、実際に書込みを行って初めて出力漏れ電流が検出さ
れ、出荷後の不良となり、信頼性を見かけ上低下させ
る。
In this case, if the selected memory cell is a final write, it functions as a diode in the direction opposite to the direction of the leakage current, so that the current path is blocked and the output leakage current cannot be detected. In this case, the output leakage current is detected only after the writing is actually performed, and it becomes a defect after shipping, and the reliability is apparently lowered.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be described with reference to the drawings.

第1図は、本発明の実施例であり、PROMにブロックダイ
ヤグラムである。
FIG. 1 is an embodiment of the present invention and is a block diagram of a PROM.

1は、X側デコーダ、2は、読み出し時のY側デコー
ダ、3は、書込み時に使用する電流駆動回路Qmnはユー
ザが使用する記憶セル、4は、出力回路、5は、CS回路
と従来のPROMと同様の構成である。従来例では、製造時
にあらかじめ書込まれた記憶セルを有する機能チェック
用記憶セル11,12を用いることなく出力漏れ電流の測定
を行っていたが本発明の測定法では、11,12をONさせ
て、機能チェック用記憶セルのすべてのデジット線の書
込み済みセルを選択することにより、末書込みでは、検
出できない3の電流駆動回路に漏れ電流通路がある場合
も検出できるわけである。この時書込み通路10、電流駆
動回路3機能チェック用記憶セルのすべてのデジット線
の書込み済みセル、X側デコーダを介した漏れ電流通路
ができ、検出が可能となる。機能チェック用記憶セルの
選択は、A0A1にTTLレベルにより大きな電圧を印加する
ことにより可能となる。
1 is an X-side decoder, 2 is a Y-side decoder at the time of reading, 3 is a current driving circuit used at the time of writing, Qmn is a memory cell used by the user, 4 is an output circuit, 5 is a CS circuit, and It has the same structure as the PROM. In the conventional example, the output leakage current was measured without using the function-checking memory cells 11 and 12 having memory cells written in advance at the time of manufacture, but in the measuring method of the present invention, 11 and 12 are turned ON. By selecting the written cells of all the digit lines of the memory cells for function check, it is possible to detect the leakage current path in the current drive circuit 3 which cannot be detected in the final write. At this time, a write path 10, a written cell of all digit lines of the memory cell for checking the function of the current drive circuit 3, and a leak current path through the X-side decoder are formed, and detection is possible. The function check memory cell can be selected by applying a larger voltage to A 0 A 1 at the TTL level.

〔発明の効果〕〔The invention's effect〕

以上示したように本発明は、今まで末書込み状態では、
検出できなかった出力漏れ電流の検出ができ、プログラ
マブル素子の品質を大幅に改善でき、効果は、大であ
る。本発明では、バイポーラ型のPROMを例にとったが、
他のプログラマブル素子でも同様の効果が得られること
は、いうまでもない。
As described above, the present invention is
The output leakage current that could not be detected can be detected, the quality of the programmable element can be greatly improved, and the effect is great. In the present invention, a bipolar PROM is taken as an example,
It goes without saying that the same effect can be obtained with other programmable elements.

【図面の簡単な説明】[Brief description of drawings]

第1図は、本発明の実施例を示す図である。第2図は、
従来例を示す図である。 Q11〜Q44……プログラム素子。
FIG. 1 is a diagram showing an embodiment of the present invention. Figure 2 shows
It is a figure which shows a prior art example. Q 11 to Q 44 …… Program element.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】電気的書込み可能な記憶セルを有し、かつ
あらかじめ製造時に書込まれた記憶セルを含む機能チェ
ック用記憶セルを有するプログラマブル素子において、
出力漏れ電流を測定する時前記機能チェック用記憶セル
のすべてのデジット線の書込み済み記憶セルを選択し、
かつデータ出力回路を非活性化した状態で、出力端子か
らデータ書込みのための電流駆動回路を介して前記デジ
ット線に流れ込む出力漏れ電流を測定する事を特徴とす
る測定法。
1. A programmable element having electrically writable memory cells and having function checking memory cells including memory cells written at the time of manufacturing in advance.
When measuring the output leakage current, select the programmed memory cells of all digit lines of the function check memory cells,
A measurement method is characterized in that the output leakage current flowing from the output terminal to the digit line through the current drive circuit for writing data is measured while the data output circuit is inactivated.
JP21316086A 1986-09-09 1986-09-09 Measuring method of programmable element Expired - Lifetime JPH0731920B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21316086A JPH0731920B2 (en) 1986-09-09 1986-09-09 Measuring method of programmable element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21316086A JPH0731920B2 (en) 1986-09-09 1986-09-09 Measuring method of programmable element

Publications (2)

Publication Number Publication Date
JPS6366800A JPS6366800A (en) 1988-03-25
JPH0731920B2 true JPH0731920B2 (en) 1995-04-10

Family

ID=16634559

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21316086A Expired - Lifetime JPH0731920B2 (en) 1986-09-09 1986-09-09 Measuring method of programmable element

Country Status (1)

Country Link
JP (1) JPH0731920B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5428621A (en) * 1992-09-21 1995-06-27 Sundisk Corporation Latent defect handling in EEPROM devices

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59919B2 (en) * 1978-11-27 1984-01-09 富士通株式会社 semiconductor storage device

Also Published As

Publication number Publication date
JPS6366800A (en) 1988-03-25

Similar Documents

Publication Publication Date Title
US6108252A (en) Integrated circuit memory devices having self-test circuits therein and method of testing same
JP2821278B2 (en) Semiconductor integrated circuit
US5267205A (en) Semiconductor memory device
US7206988B1 (en) Error-correction memory architecture for testing production errors
EP4310845B1 (en) Magnetoresistive random access memory (mram) with end of life margin sensor
JPH01208795A (en) Semiconductor storage device
JP2003532974A (en) Apparatus having integrated SRAM and test method for the apparatus
JPH0731920B2 (en) Measuring method of programmable element
JPS6349320B2 (en)
KR880004490A (en) Semiconductor memory
JPS6152758A (en) Memory error detecting device
JPS62299000A (en) Semiconductor memory
JPH0359899A (en) Semiconductor memory
JPH05128016A (en) Nonvolatile semiconductor memory device
JP3040508B2 (en) Memory test method
JPS59113600A (en) Highly reliable storage circuit device
KR940008725B1 (en) Test method and circuit of semiconductor memory device
JPS6013120Y2 (en) ROM writing device
JPS6220046A (en) Memory element
JP2000251499A (en) Non volatile memory and test method for non-volatile memory
JPS633400B2 (en)
JP2850633B2 (en) Semiconductor storage device
CN117153211A (en) Magnetic memory, reading and writing method and storage device thereof
JPS6220047A (en) Storage element
WO1982002792A1 (en) Semiconductor memory cell margin test circuit