JPH0744706B2 - Polarity reversing circuit - Google Patents
Polarity reversing circuitInfo
- Publication number
- JPH0744706B2 JPH0744706B2 JP61294320A JP29432086A JPH0744706B2 JP H0744706 B2 JPH0744706 B2 JP H0744706B2 JP 61294320 A JP61294320 A JP 61294320A JP 29432086 A JP29432086 A JP 29432086A JP H0744706 B2 JPH0744706 B2 JP H0744706B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- circuit
- current
- constant current
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000003247 decreasing effect Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 4
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Landscapes
- Amplifiers (AREA)
- Meter Arrangements (AREA)
- Interface Circuits In Exchanges (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、直流電流供給回路の極性反転回路に関する。
特に、極性反転方式の課金信号が伝送される電話交換機
のトランクおよび電話交換機のトランクに接続される搬
送装置の極性反転回路に関する。The present invention relates to a polarity reversing circuit for a direct current supply circuit.
In particular, the present invention relates to a trunk of a telephone exchange for transmitting a charging signal of a polarity inversion system and a polarity inversion circuit of a carrier connected to the trunk of the telephone exchange.
本発明は、二線式通信線路に供給する線路交流の向きを
変える極性反転回路において、 トランジスタと定電流源で構成される差動増幅手段の二
つをプッシュ・プル形式に互いに接続し、このトランジ
スタの制御電極電流を増減してこの手段のダイオード特
性の電圧−電流の関係の非直特性を利用することによ
り、 線路電流の切替りを滑らかに行うことができるようにし
たものである。The present invention relates to a polarity reversing circuit that changes the direction of line alternating current supplied to a two-wire communication line, in which two differential amplifying means composed of a transistor and a constant current source are connected to each other in a push-pull form. By increasing or decreasing the control electrode current of the transistor and utilizing the non-linear characteristic of the voltage-current relationship of the diode characteristic of this means, it is possible to smoothly switch the line current.
従来、この種の極性反転回路は、第５図に示すように、
極性を反転させる電磁継電器の接点25および26と極性反
転時に発生する雑音を抑圧する寒流線輪28およびコンデ
ンサ27を有するフィルタ回路とで構成されている。Conventionally, this type of polarity reversing circuit is as shown in FIG.
The electromagnetic relay contacts 25 and 26 for reversing the polarity, and a filter circuit having a cold flow coil 28 and a capacitor 27 for suppressing noise generated at the time of reversing the polarity.
このような従来の極性反転回路は、極性反転に電磁継電
器の接点を用いているので、極性反転時に発生する雑音
が著しく大きく、また、この雑音を抑圧するフィルタ回
路のコンデンサおよび寒流線輪も大きな値のものが必要
とされ、装置の小型化を困難にする欠点があった。Since such a conventional polarity reversing circuit uses the contact of the electromagnetic relay for reversing the polarity, the noise generated at the time of reversing the polarity is remarkably large, and the capacitor and the cold flow loop of the filter circuit for suppressing this noise are also large. The value is required, and there is a drawback that it is difficult to downsize the device.
本発明はこのような欠点を除去するもので、課金雑音を
抑止するフィルタを要しない極性反転回路を提供するこ
とを目的とする。The present invention eliminates such drawbacks, and an object of the present invention is to provide a polarity reversing circuit that does not require a filter for suppressing charging noise.
本発明は、地気に一方の端子が接続された第一の定電流
回路と、給電電源に一方の端子が接続された第二の定電
流回路と、上記第一の定電流回路の他方の端子および上
記第二の定電流回路の他方の端子のそれぞれを二線式通
信線路の一方の線路および他方の線路のそれぞれに交互
に接続する切替手段とを備えた極性反転回路において、 上記切替手段は、上記第一の定電流回路の他方の端子に
エミッタ電極が接続され、上記二線式通信線路の一方の
線路にコレクタ電極が接続された第一のトランジスタ
と、上記第一の定電流回路の他方の端子にエミッタ電極
が接続され、上記二線式通信線路の他方の線路にコレク
タ電極が接続された第二のトランジスタと、上記二線式
通信線路の一方の線路にコレクタ電極が接続され、上記
第二の定電流回路の一方の端子にエミッタ電極が接続さ
れた第三のトランジスタと、上記二線式通信線路の他方
の線路にコレクタ電極が接続され、上記第二の定電流回
路の一方の端子にエミッタ電極が接続された第四のトラ
ンジスタと、上記第一のトランジスタのベース電極に制
御電圧を与える第一の抵抗器と、上記第二のトランジス
タのベース電極に制御電圧を与える第二の抵抗器と、上
記第三のトランジスタのベース電極に制御電圧を与える
第三の抵抗器と、上記第四のトランジスタのベース電極
に制御電圧を与える第四の抵抗器と、上記第一ないし第
四の抵抗器に制御電流を供給する電流切替回路とを備
え、上記電流切替回路は、極性切替時に上記第一ないし
第四の抵抗器に供給する制御電流を時間的に一定の割合
で増減させて、上記第一および第二のトランジスタなら
びに上記第三および第四のトランジスタで構成される差
動増幅器の入力電圧−出力電流の非直線特性を使用する
ことで二線式通信線路に流れる電流の切替を緩やかにし
極性反転時の雑音の発生を防止することを特徴とする。The present invention provides a first constant current circuit having one terminal connected to the ground, a second constant current circuit having one terminal connected to a power supply, and the other of the first constant current circuit. A polarity reversing circuit comprising a terminal and a switching means for alternately connecting the other terminal of the second constant current circuit to each of the one line and the other line of the two-wire communication line, wherein the switching means Is a first transistor having an emitter electrode connected to the other terminal of the first constant current circuit and a collector electrode connected to one line of the two-wire communication line; and the first constant current circuit. A second transistor having an emitter electrode connected to the other terminal of the two-wire communication line and a collector electrode connected to the other line of the two-wire communication line, and a collector electrode connected to one line of the two-wire communication line. , Of the second constant current circuit above A third transistor having an emitter electrode connected to one terminal, a collector electrode connected to the other line of the two-wire communication line, and an emitter electrode connected to one terminal of the second constant current circuit. A fourth transistor, a first resistor that applies a control voltage to the base electrode of the first transistor, a second resistor that applies a control voltage to the base electrode of the second transistor, and the third resistor A third resistor for applying a control voltage to the base electrode of the transistor, a fourth resistor for applying a control voltage to the base electrode of the fourth transistor, and a control current to the first to fourth resistors. And a current switching circuit for supplying the current, wherein the current switching circuit increases or decreases the control current supplied to the first to fourth resistors at a constant rate at the time of polarity switching, and the first and second currents are controlled. To Noise at the time of polarity reversal by slowing the switching of the current flowing in the two-wire communication line by using the nonlinear characteristic of the input voltage-output current of the differential amplifier composed of the transistor and the third and fourth transistors described above. It is characterized by preventing the occurrence of.
地気に一端が接続された第１の定電流源の他端にエミッ
タが接続された２個のトランジスタで構成された第１の
差動増幅回路と、一端が電源に接続され、第１の定電流
源と電流値が等しくなるように制御された第２の定電流
源の他端にエミッタが接続された２個のトランジスタで
構成され、第１の差動増幅回路とプッシュ・プル形式に
接続された第２の差動増幅器とのそれぞれを制御する電
流を時間に対して一定の割合で変化させながら供給し、
線路電流の向きを変えるときの電流の変化の割合を穏や
かにする。A first differential amplifier circuit composed of two transistors whose emitter is connected to the other end of a first constant current source whose one end is connected to the ground, and one end of which is connected to a power supply, It is composed of two transistors whose emitter is connected to the other end of the second constant current source whose current value is controlled to be equal to that of the constant current source. The current for controlling each of the connected second differential amplifiers is supplied while changing at a constant rate with respect to time,
Moderate the rate of change in current when changing the direction of line current.
以下、本発明の一実施例を図面に基づいて説明する。 An embodiment of the present invention will be described below with reference to the drawings.
第１図はこの実施例の構成を示す回路構成図である。こ
の実施例は、一端がグランドに接続された第１の定電流
源５と、この第１の定電流源５の他端にエミッタが接続
され、第１の定電流源５と共に第１の差動増幅回路を構
成するトランジスタ８および９と、一端が電源に接続さ
れ、第１の定電流源５と電流値が等しくなるように制御
された第２の定電流源６と、この第２の定電流源６の他
端にエミッタが接続された第２の定電流源６と共に第２
の差動増幅回路を構成するトランジスタ10および11と、
トランジスタ８〜11のベースに一端が接続された抵抗器
12、13、18および19と、ベースが第１の定電圧源16に接
続され、抵抗器12の他端に一定電圧を与えるトランジス
タ14と、ベースが第１の定電圧源16に接続され、抵抗器
13の他端に一定電圧を与えるトランジスタ15と、抵抗器
18および19の他端に一定電圧を与える第２の定電圧源20
と、抵抗器12、13、18および19に流れる電流を制御する
電流切替回路21とを備える。ここで、トランジスタ８お
よび９は第１の差動増幅回路を構成し、第１の定電流源
５の電流を切替える。トランジスタ10および11は第２の
差動増幅回路を構成し、第２の定電流源６の電流を切替
える。トランジスタ14および15は、第１の定電圧源16を
規準電圧として使用し、抵抗器12および13の一端を電位
を一定にする。第２の定電圧源20は抵抗器18および19の
一端の電位を一定にする。電流切替回路21は抵抗器12お
よび18と抵抗器13および19に流す電流の割合を変えるこ
とにより、トランジスタ８、９、10および11のベースの
電位を変え、トランジスタ８、９、10および11のオン・
オフを制御する。バランス制御回路17は、線路３と線路
４との電位を監視し、その結果を用いて第２の定電流源
６の電流値が第１の定電流源５の電流値と一致するよう
に第２の定電流源６を制御する。FIG. 1 is a circuit configuration diagram showing the configuration of this embodiment. In this embodiment, a first constant current source 5 whose one end is connected to the ground and an emitter is connected to the other end of the first constant current source 5 and the first constant current source 5 and the first difference current source 5 are connected together. The transistors 8 and 9 that form the dynamic amplification circuit, the second constant current source 6 whose one end is connected to the power source and whose current value is controlled to be equal to that of the first constant current source 5, and the second constant current source 6. A second constant current source 6 having an emitter connected to the other end of the constant current source 6
Transistors 10 and 11 that form the differential amplifier circuit of
A resistor whose one end is connected to the bases of the transistors 8 to 11.
12, 13, 18 and 19, a base connected to the first constant voltage source 16, a transistor 14 for supplying a constant voltage to the other end of the resistor 12, and a base connected to the first constant voltage source 16. Resistor
A transistor 15 that applies a constant voltage to the other end of 13 and a resistor
A second constant voltage source 20 for applying a constant voltage to the other ends of 18 and 19
And a current switching circuit 21 for controlling the current flowing through the resistors 12, 13, 18 and 19. Here, the transistors 8 and 9 form a first differential amplifier circuit, and switch the current of the first constant current source 5. The transistors 10 and 11 form a second differential amplifier circuit, and switch the current of the second constant current source 6. Transistors 14 and 15 use the first constant voltage source 16 as a reference voltage to keep one end of resistors 12 and 13 at a constant potential. The second constant voltage source 20 keeps the potentials at one ends of the resistors 18 and 19 constant. The current switching circuit 21 changes the potentials of the currents flowing through the resistors 12 and 18 and the resistors 13 and 19 to change the potentials of the bases of the transistors 8, 9, 10 and 11 so that the transistors 8, 9, 10 and 11 are changed. on·
Control off. The balance control circuit 17 monitors the potentials of the lines 3 and 4, and uses the result to check that the current value of the second constant current source 6 matches the current value of the first constant current source 5. The constant current source 6 of 2 is controlled.
次に、第１〜４図を参照してこの実施例の動作を説明す
る。第２図は電流切替回路21から抵抗器12、13、18およ
び19に流す電流の波形を示し、横軸は時間の経過を示
す。Next, the operation of this embodiment will be described with reference to FIGS. FIG. 2 shows the waveform of the current flowing from the current switching circuit 21 to the resistors 12, 13, 18 and 19, and the horizontal axis shows the passage of time.
第２図に示すように、電流切替回路21から最初抵抗器12
と抵抗器18に電流ａを流しておき、また、抵抗器13と抵
抗器19に電流ｂを流さないようにしておく。このとき
に、抵抗器12には電圧降下が発生し、トランジスタ８の
ベース電位がトランジスタ９のベース電位より高くな
り、トランジスタ８はオフ状態になり、トランジスタ９
はアクティブ状態になる。また、抵抗器18にも電圧降下
が発生し、トランジスタ10のベース電位がトランジスタ
11のベース電位より高くなり、トランジスタ10がアクテ
ィブ状態になり、トランジスタ11がオフ状態になる。こ
の結果、第１の定電流源５の電流はトランジスタ９を経
由して線路４に流れ、負荷抵抗器２、線路３、トランジ
スタ10を順次経て第２の定電流源６に流れる。次に、電
流切替回路21で第２図に示すように徐々に抵抗器12およ
び18に流す電流を減少させ、その分だけ抵抗器13および
19に流す電流を増加させてゆく。このときのトランジス
タ８とトランジスタ９のコレクタ電流の比はダイオード
特性に基づき次の式で与えられ、その時間変化を第３図
に示す。電流切替回路21は時定数回路を含む波形整形回
路により構成される。ここで、第３図は定電流源の電流
を「１」としたときのトランジスタ８および10に流れる
電流ｃおよびトランジスタ９および11に流れる電流ｄの
波形を示し、横軸は時間の経過を示す。As shown in FIG. 2, from the current switching circuit 21 to the first resistor 12
The current a is passed through the resistor 18 and the current b is not passed through the resistors 13 and 19. At this time, a voltage drop occurs in the resistor 12, the base potential of the transistor 8 becomes higher than the base potential of the transistor 9, the transistor 8 is turned off, and the transistor 9 is turned off.
Becomes active. In addition, a voltage drop also occurs in the resistor 18, and the base potential of the transistor 10 becomes
It becomes higher than the base potential of 11, the transistor 10 is activated, and the transistor 11 is turned off. As a result, the current of the first constant current source 5 flows to the line 4 via the transistor 9 and then to the second constant current source 6 via the load resistor 2, the line 3 and the transistor 10 in sequence. Next, the current switching circuit 21 gradually reduces the current flowing through the resistors 12 and 18 as shown in FIG.
Increase the current flowing to 19. The ratio of the collector currents of the transistor 8 and the transistor 9 at this time is given by the following equation based on the diode characteristics, and the change over time is shown in FIG. The current switching circuit 21 is composed of a waveform shaping circuit including a time constant circuit. Here, FIG. 3 shows the waveforms of the current c flowing through the transistors 8 and 10 and the current d flowing through the transistors 9 and 11 when the current of the constant current source is "1", and the horizontal axis shows the passage of time. .
トランジスタ１のコレクタ電流:IC1 トランジスタ２のコレクタ電流:IC2 q:電子の電荷（1.602×10-19C） k:ボルツマン定数（1.38×10-23J/K） T:絶対温度（Ｋ） VBE1:トランジスタ１のベース−エミッタ電圧（Ｖ） VBE2:トランジスタ２のベース−エミッタ間電圧（Ｖ） さて、抵抗器12および18に流れる電流が減少して抵抗器
13および19に流れる電流と等しくなったときには、トラ
ンジスタ８および９のコレクタとトランジスタ10および
11のコレクタに同じ値の電流が流れ、負荷抵抗器２に電
流は流れなくなる。さらに、抵抗器12および18に流れる
電流を減少させ抵抗器13および19に流れる電流を増加さ
せると、トランジスタ９および10はオフ状態になり、ト
ランジスタ８および11がアクティブ状態になる。この結
果、第１の定電流源５、トランジスタ８、線路３、負荷
抵抗器２、線路４、トランジスタ11、第２の定電流源６
の順の経路で電流が流れ、極性反転が行われる。 Transistor 1 collector current: I C1 Transistor 2 collector current: I C2 q: Electron charge (1.602 × 10 -19 C) k: Boltzmann constant (1.38 × 10 -23 J / K) T: Absolute temperature (K) V BE1 : Base-emitter voltage of transistor 1 (V) V BE2 : Base-emitter voltage of transistor 2 (V) Now, the current flowing through resistors 12 and 18 decreases
When it becomes equal to the current flowing through 13 and 19, the collectors of transistors 8 and 9 and transistor 10 and
A current of the same value flows through the collector of 11, and no current flows through the load resistor 2. Further, decreasing the current flowing through resistors 12 and 18 and increasing the current flowing through resistors 13 and 19 turns off transistors 9 and 10 and activates transistors 8 and 11. As a result, the first constant current source 5, transistor 8, line 3, load resistor 2, line 4, transistor 11, second constant current source 6
The current flows through the path in the order of, and the polarity is inverted.
ここで、定電流源の電流値をI0とすると、 I0＝IC1＋IC2 ……（２） （１）および（２）式からIC1およびIC2を求めると、 したがって、負荷抵抗器２に流れる電流ILは、 になる。第４図は負荷抵抗器２に流れる電流ｅおよび
ｅ′の波形を示し、横軸は時間の経過を示す。ここで電
流ｅは線路４から線路３に向かって流れる電流波形を示
し、電流ｅ′は線路３から線路４に向かって流れる電流
波形を示す。第４図に示すように負荷抵抗器２に流れる
電流は滑らかに変化する。Here, assuming that the current value of the constant current source is I 0 , I 0 = I C1 + I C2 (2) When I C1 and I C2 are obtained from the equations (1) and (2), Therefore, the current I L flowing through the load resistor 2 is become. FIG. 4 shows the waveforms of the currents e and e ′ flowing through the load resistor 2, and the horizontal axis shows the passage of time. Here, the current e shows a current waveform flowing from the line 4 to the line 3, and the current e ′ shows a current waveform flowing from the line 3 to the line 4. As shown in FIG. 4, the current flowing through the load resistor 2 changes smoothly.
本発明は、以上説明したように、極性反転時の課金雑音
を極度に小さく抑止することができ、従来回路で必要と
された大きな値のコンデンサとコイルで構成されたフィ
ルタ回路を必要としないので、課金雑音の低い極性反転
回路を小型に構成することができる効果がある。As described above, according to the present invention, charging noise at the time of polarity reversal can be suppressed to an extremely small level, and a filter circuit composed of a capacitor and a coil having a large value required in a conventional circuit is not required. There is an effect that the polarity reversing circuit with low charging noise can be configured in a small size.
第１図は本発明実施例の構成を示すブロック構成図。 第２図は第１図に示す抵抗器12、13、18および19に流れ
る電流の波形図。 第３図は第１図に示すトランジスタ８、９、10および11
に流れる電流の波形図。 第４図は第１図に示す負荷抵抗器に流れる電流の波形
図。 第５図は従来例の構成を示すブロック構成図。 １……極性反転回路、２……負荷抵抗器、３、４……線
路、５……第１の定電流源、６……第２の定電流源、７
……電源、８、９、10、11、14、15……トランジスタ、
12、13、18、19……抵抗器、16……第１の定電圧源、17
……バランス制御回路、20……第２の定電圧源、21……
電流切替回路、25、26……電磁継電器の接点、27……コ
ンデンサ、28……塞流線輪。FIG. 1 is a block diagram showing the configuration of the embodiment of the present invention. FIG. 2 is a waveform diagram of currents flowing through the resistors 12, 13, 18 and 19 shown in FIG. FIG. 3 shows the transistors 8, 9, 10 and 11 shown in FIG.
Waveform diagram of the current flowing in the. FIG. 4 is a waveform diagram of a current flowing through the load resistor shown in FIG. FIG. 5 is a block diagram showing a configuration of a conventional example. 1 ... Polarity reversing circuit, 2 ... Load resistor, 3, 4 ... Line, 5 ... First constant current source, 6 ... Second constant current source, 7
...... Power supply, 8, 9, 10, 11, 14, 15 …… Transistor,
12, 13, 18, 19 ... Resistor, 16 ... First constant voltage source, 17
…… Balance control circuit, 20 …… Second constant voltage source, 21 ……
Current switching circuit, 25, 26 ... Electromagnetic relay contact, 27 ... Capacitor, 28 ... Closed loop.
Claims (1)
流回路（５）と、 給電電源（７）に一方の端子が接続された第二の定電流
回路（６）と、 上記第一の定電流回路の他方の端子および上記第二の定
電流回路の他方の端子のそれぞれを二線式通信線路の一
方の線路（３）および他方の線路（４）のそれぞれに交
互に接続する切替手段と を備えた極性反転回路において、 上記切替手段は、 上記第一の定電流回路の他方の端子にエミッタ電極が接
続され、上記二線式通信線路の一方の線路（３）にコレ
クタ電極が接続された第一のトランジスタ（８）と、 上記第一の定電流回路の他方の端子にエミッタ電極が接
続され、上記二線式通信線路の他方の線路（４）にコレ
クタ電極が接続された第二のトランジスタ（９）と、 上記二線式通信線路の一方の線路（３）にコレクタ電極
が接続され、上記第二の定電流回路の一方の端子にエミ
ッタ電極が接続された第三のトランジスタ（10）と、 上記二線式通信線路の他方の線路（４）にコレクタ電極
が接続され、上記第二の定電流回路の一方の端子にエミ
ッタ電極が接続された第四のトランジスタ（11）と、 上記第一のトランジスタのベース電極に制御電圧を与え
る第一の抵抗器（12）と、 上記第二のトランジスタのベース電極に制御電圧を与え
る第二の抵抗器（13）と、 上記第三のトランジスタのベース電極に制御電圧を与え
る第三の抵抗器（18）と、 上記第四のトランジスタのベース電極に制御電圧を与え
る第四の抵抗器（19）と、 上記第一ないし第四の抵抗器に制御電流を供給する電流
切替回路（21）とを備え、 上記電流切替回路は、極性切替時に上記第一ないし第四
の抵抗器に供給する制御電流を時間的に一定の割合で増
減させる ことを特徴とする極性反転回路。1. A first constant current circuit (5) having one terminal connected to the ground, and a second constant current circuit (6) having one terminal connected to a power supply (7). The other terminal of the first constant current circuit and the other terminal of the second constant current circuit are alternately arranged on one line (3) and the other line (4) of the two-wire communication line. In the polarity reversing circuit including a switching means to be connected, the switching means has an emitter electrode connected to the other terminal of the first constant current circuit and is connected to one line (3) of the two-wire communication line. A first transistor (8) connected to a collector electrode, an emitter electrode connected to the other terminal of the first constant current circuit, and a collector electrode connected to the other line (4) of the two-wire communication line. The connected second transistor (9) and the two-wire communication line A third transistor (10) having a collector electrode connected to one line (3) and an emitter electrode connected to one terminal of the second constant current circuit, and the other of the two-wire communication line. A collector electrode is connected to the line (4), a fourth transistor (11) having an emitter electrode connected to one terminal of the second constant current circuit, and a control voltage to the base electrode of the first transistor. A first resistor (12) for giving a control voltage to the base electrode of the second transistor, and a second resistor (13) for giving a control voltage to the base electrode of the third transistor; A resistor (18), a fourth resistor (19) for applying a control voltage to the base electrode of the fourth transistor, and a current switching circuit (21) for supplying a control current to the first to fourth resistors. ) And, the current switching circuit is Polarity inverting circuit, characterized in that increasing or decreasing the polarity switching the first to control current supplied to the fourth resistor at temporally constant rate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61294320A JPH0744706B2 (en) | 1986-12-09 | 1986-12-09 | Polarity reversing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61294320A JPH0744706B2 (en) | 1986-12-09 | 1986-12-09 | Polarity reversing circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63146553A JPS63146553A (en) | 1988-06-18 |
| JPH0744706B2 true JPH0744706B2 (en) | 1995-05-15 |
Family
ID=17806168
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61294320A Expired - Lifetime JPH0744706B2 (en) | 1986-12-09 | 1986-12-09 | Polarity reversing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0744706B2 (en) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5337307A (en) * | 1976-09-20 | 1978-04-06 | Hitachi Ltd | Transmission system for charging signal |
| JPS5972288A (en) * | 1982-10-08 | 1984-04-24 | Fujitsu Ltd | Reverse control circuit |
| JPH0232837B2 (en) * | 1984-03-02 | 1990-07-24 | Nippon Telegraph & Telephone | KANYUSHAKAIRO |
-
1986
- 1986-12-09 JP JP61294320A patent/JPH0744706B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63146553A (en) | 1988-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4081696A (en) | Current squaring circuit | |
| JPH0744706B2 (en) | Polarity reversing circuit | |
| JP2002111410A (en) | Improved slew rate for amplification circuit | |
| JP3058087B2 (en) | Variable gain amplifier | |
| JPH04135307A (en) | Diagonal characteristic circuit | |
| JPS5986316A (en) | Switching circuit of differential amplifier pair | |
| JPS61157015A (en) | Variable gain amplifier | |
| JPS6325768Y2 (en) | ||
| JP3367875B2 (en) | Logarithmic conversion circuit and transconductor using the same | |
| JPS6126848B2 (en) | ||
| JPS5940674Y2 (en) | Voltage-absolute value current conversion circuit | |
| JPS63131072A (en) | Peak detection circuit | |
| JP3008569B2 (en) | Amplifier circuit | |
| JPS6016117Y2 (en) | analog switch circuit | |
| JP2914011B2 (en) | Current switch circuit | |
| JPS5827542Y2 (en) | Amplifier voltage limiter circuit | |
| JPH0432312A (en) | Comparator circuit | |
| JPS6029246B2 (en) | Feedback amplifier circuit | |
| JPS58683B2 (en) | gain control circuit | |
| JPS6319091B2 (en) | ||
| JPS61239707A (en) | Variable gain amplifier circuit | |
| JPS63284913A (en) | Variable gain amplifier | |
| JPS6316714A (en) | Differential current switching circuit | |
| JPS5989017A (en) | Varyable circuit of frequency characteristics | |
| JPS63285009A (en) | Amplifier |