Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4138166B2 - Method for selectively forming copper film and method for manufacturing semiconductor device - Google Patents
[go: Go Back, main page]

JP4138166B2 - Method for selectively forming copper film and method for manufacturing semiconductor device - Google Patents

Method for selectively forming copper film and method for manufacturing semiconductor device Download PDF

Info

Publication number
JP4138166B2
JP4138166B2 JP19620899A JP19620899A JP4138166B2 JP 4138166 B2 JP4138166 B2 JP 4138166B2 JP 19620899 A JP19620899 A JP 19620899A JP 19620899 A JP19620899 A JP 19620899A JP 4138166 B2 JP4138166 B2 JP 4138166B2
Authority
JP
Japan
Prior art keywords
copper
film
thin film
photosensitive resin
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP19620899A
Other languages
Japanese (ja)
Other versions
JP2001023931A (en
Inventor
可容子 大宮
啓之 鈴木
啓作 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP19620899A priority Critical patent/JP4138166B2/en
Priority to US09/612,237 priority patent/US6506675B1/en
Priority to TW089113800A priority patent/TW464980B/en
Priority to KR10-2000-0039061A priority patent/KR100419535B1/en
Publication of JP2001023931A publication Critical patent/JP2001023931A/en
Application granted granted Critical
Publication of JP4138166B2 publication Critical patent/JP4138166B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Chemical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、銅被膜の選択形成方法に関する。
【0002】
【従来の技術】
アルミニウム(Al)は、LSIや液晶表示装置の配線材料として主に用いられている。しかしながら、Alは銅(Cu)に比べて抵抗が高いために、Al配線は信号の遅延、発熱による消費電力の増大という問題を有する。このため、Cuは、次世代の配線材料として注目されている。
【0003】
Al配線は、LSIの場合にはCl2,BCl3などの塩素系ガスによるドライエッチング技術、液晶表示装置の場合にはウェットエッチング技術により形成されることが多い。しかしながら、Cuのドライエッチングは高温雰囲気のみでしか実現されておらず、現段階では実用的ではない。一方、Cuをウェットエッチングすることは可能であるものの、微細加工を行なうことが困難である。
【0004】
上述したようにCuは、エッチングによる配線形成が困難であるため、LSIの製造においてはCMP(Chemical Mechanical Polishing)によりCu配線を形成することが一部実用化されている。
【0005】
【発明が解決しようとする課題】
しかしながら、CMPを液晶表示装置の配線形成に適用した場合、液晶表示装置の基板が大面積であるため、実用上、CMPでCu配線を形成することが困難である。また、液晶表示装置においてCuのエッチングまたはCMPが可能であっても、Cu配線の総面積がガラス基板の面積に比べて小さいため、ガラス基板上に成膜されたCu膜の大部分が除去される。その結果、原料的に高価なCuの使用効率が非常に低くなり、液晶表示装置の価格が高騰する問題があった。
【0006】
本発明は、金属、絶縁材料等の任意の材料からなる下地の必要とする領域に銅を選択的に堆積して原料コストの低減等を達成することが可能な銅被膜の選択形成方法を提供しようとするものである。
【0007】
【課題を解決するための手段】
本発明に係わる銅被膜の選択形成方法は、基板上の親水性の下地膜表面に表面が疎水性となる薄膜を形成する工程と、
前記薄膜の銅被膜形成予定領域に開口部を形成して前記下地膜を露出する工程と、
前記基板温度を220℃以下にして銅のCVDを行なって、主に前記薄膜の開口部から露出した下地膜に銅被膜を堆積する工程と、
前記薄膜を除去する工程と
を具備したことを特徴とするものである。
本発明に係わる半導体装置の製造方法は、基板上の親水性の下地膜表面に表面が疎水性となる薄膜を形成する工程と、
前記薄膜の銅被膜形成予定領域に開口部を形成して前記下地膜を露出する工程と、
前記基板温度を220℃以下にして銅のCVDを行なって、主に前記薄膜の開口部から露出した下地膜に銅配線を堆積する工程と、
前記薄膜を除去する工程と
を具備したことを特徴とするものである。
【0008】
本発明に係わる銅被膜の選択形成方法において、前記表面が疎水性となる薄膜として感光性樹脂層を用い、かつ前記銅被膜形成予定領域の開口部を前記感光性樹脂層を露光、現像処理することにより形成することが好ましい。
【0009】
本発明に係わる銅被膜の選択形成方法において、前記感光性樹脂層の露光後にO2ガスまたはO2ガスを含む混合ガスのプラズマに曝すことが好ましい。
【0010】
本発明に係わる銅被膜の選択形成方法において、前記感光性樹脂層の露光後にオゾンガスまたは紫外線の少なくとも一方に曝すことが好ましい。
【0011】
本発明に係わる銅被膜の選択形成方法において、前記銅のCVDを220℃以下の温度で行なうことが好ましい。
【0012】
【発明の実施の形態】
以下、本発明に係わる銅被膜の選択形成方法を詳細に説明する。
【0013】
(第1工程)
まず、基板上の下地膜表面に表面が疎水性となる薄膜を形成する。つづいて、この薄膜の銅被膜形成予定領域に開口部を形成する。
【0014】
前記基板としては、例えばシリコン基板、化合物半導体基板またはガラス基板等を用いることができる。
【0015】
前記下地膜は、単結晶シリコン、多結晶シリコン、非晶質シリコン、酸化ケイ素、窒化ケイ素等の絶縁物を始めとし、Cu,Tiなどの金属等の任意の材料から形成される。
【0016】
前記表面が疎水性となる薄膜としては、例えば感光性樹脂層を挙げることができる。この感光性樹脂としては、ポジ型、ネガ型のいずれのものを用いることができる。具体的には、クレゾールノボラック型レジスト、アクリル樹脂系レジスト等が挙げられる。このような感光性樹脂層に銅被膜形成予定領域の開口部を形成するには、例えば露光、現像処理する方法を採用することができる。
【0017】
前記薄膜(特に、感光性樹脂層)の厚さは、後述するCuのCVDにおいてこの感光性樹脂層にもCuの堆積がなされた時の下地膜上のCu膜との分離性を良好にする観点から、0.3μm以上、より好ましくは0.7〜1.5μmにすることが望ましい。
【0018】
なお、前記感光性樹脂層の露光後にO2ガスまたはO2ガスを含む混合ガスのプラズマに曝すことを許容する。この混合ガスとしては、例えばCF4とO2の混合ガスを用いることができる。前記感光性樹脂層のアッシングによる膜ベリを防ぐために、プラズマに曝す時間は1分間以下にすることが好ましい。また、プラズマによる処理の代わりにオゾンガスもしくは紫外線のいずれか一方、または両方にに曝してもよい。
【0019】
(第2工程)
次いで、銅のCVDを行なって、前記感光性樹脂層の開口部から露出する下地膜部分(銅被膜形成予定領域)に銅被膜を主に選択的に堆積する。この後、前記感光性樹脂層を除去して前記下地膜に銅被膜(例えば銅配線)を形成する。
【0020】
銅のCVDの原料ガスとしては、トリメチルビニルシラン添加ヘキサフルオロアセチルアセナトカッパー、トリメチルホスフィン添加ヘキサフルオロアセチルアセナトカッパー、1,5−シクロオククダジエン添加ヘキサフルオロアセチルアセナトカッパー等を用いることができる。この原料ガスは、窒素等のキャリアガスにより希釈して使用することを許容する。
【0021】
前記銅のCVDは、220℃以下、より好ましくは150〜200℃で前記銅の原料ガスを吸着分解反応を行なうことが望ましい。
【0022】
以上説明したように下地膜に感光性樹脂層のような表面が疎水性となる薄膜を形成し、露光、現像処理を施すことにより銅被膜形成予定領域に開口部を形成する。感光性樹脂は、通常、疎水性であることから、開口部から露出した下地膜と感光性樹脂層の間で親水/疎水の差が生じる。このような状態で150〜220℃のような低温での銅のCVD(銅の原料ガスの吸着分解反応)を行なうことにより、前記親水性の下地膜(銅被膜形成予定領域)に銅が選択的に堆積される。この際、感光性樹脂層上にも若干の銅が堆積されことから、銅のCVD後に感光性樹脂層を除去することにより所定の下地膜領域に銅被膜(例えば銅配線)を形成することができる。
【0023】
すなわち、本発明者らは銅の原料ガスとしてトリメチルビニルシラン添加ヘキサフルオロアセチルアセナトカッパーを用い、次のような図1に示す構造のCVD装置で基板周囲の雰囲気温度を150〜220℃にすることにより気相中での前記原料ガスの分解が起きないか、殆ど無視できる程度の堆積速度になることを確認した。
【0024】
このCVD装置は、一端(右端)に原料ガス供給管1を有する内径50mmの石英製反応管2を具備する。基板ホルダ3は、前記供給管1と反対側の端部(左端)から前記反応管2内に挿入されている。このホルダ3は、先端面が基板の保持部として機能し、かつ冷却水が内部に循環されるとともに、前記反応管2の外部に位置する側壁に冷却水の排出部4を有する筐体5と、この筐体5の後端部から挿入され、冷却水を導入するための冷却水導入管6とから構成されている。ヒータ7は、前記基板ホルダ3の先端付近から前記原料ガス供給管1に向かう約1mの長さに亘る前記反応管2の外周に巻装されている。真空ポンプ8は、前記ガス供給管1と反対側の前記反応管2の端部付近に可変バルブ9を通して連結されている。熱電対を装填したシーリド管10は、前記ガス供給管1と反対側の前記反応管2の端部からその内部に先端が前記ホルダ3の先端面付近に位置するように挿入されている。
【0025】
図1に示すCVD装置において基板ホルダ3先端面に所望の材料からなる基板11を保持するとともに、冷却水を冷却水導入管6を通して筐体5内に導入し、排出部4から排出することにより前記基板ホルダ3先端面に保持した基板11を冷却する。つづいて、銅の原料ガスであるトリメチルビニルシラン添加ヘキサフルオロアセチルアセナトカッパーをガス供給管1を通して反応管2内に導入するとともに、真空ポンプ8を作動して前記反応管2内のガスを可変バルブ9を通して排気する。この時、前記可変バルブ9により前記反応管2内の圧力が100Pa、管1内での流速が8cm/secになるように制御する。真空排気が安定した状態でヒータ7に通電して加熱する。前記ヒータ7の加熱によりガス供給管1から供給された前記原料ガスが暖められる。原料ガスが暖められることは、シーリド管10に装填された熱電対により確認した。また、この時の基板11は30℃以下の温度に保たれていることを図示しない基板温度測定用熱電対により確認した。
【0026】
前述した条件の下で前記シーリド管10に装填された熱電対で測定される温度が変化するように基板ホルダによる基板の冷却およびヒータ7による加熱温度を制御して24時間の成膜操作時の温度とCuの堆積膜厚の関係を求めた。その結果を図2に示す。
【0027】
図2から前記基板近傍の熱電対で測定された雰囲気温度が200℃以下において有為なCuの堆積が認められないことがわかる。この事実から200℃(場合によっては220℃以下)のCuの堆積の条件では、原料ガスの分解が気相で起こらず、専ら基板表面の吸着分解反応であることがわかる。したがって、このような条件の下でのCuの堆積は原料ガスが吸着される親水性を示す下地膜でなされ、原料ガスの吸着が阻害される疎水性の感光性樹脂層ではCuの堆積が殆どなされないという選択的な堆積を遂行できることがわかる。
【0028】
以上のように、本発明によれば基板上の下地膜に感光性樹脂層を形成し、露光、現像処理を施すことにより銅被膜形成予定領域に開口部を形成し、開口部から露出した下地膜部分と感光性樹脂層の間で親水/疎水の差を生じさせた後、150〜220℃のような低温での銅のCVD(銅の原料ガスの吸着分解反応)を行なうことにより、前記親水性の下地膜領域(銅被膜形成予定領域)に銅を選択的に堆積させることができる。この時、感光性樹脂層上にも銅が僅かに堆積されたとしても、この感光性樹脂層を除去する、いわゆるリフトオフにより前記感光性樹脂層の開口部パターンに忠実な銅被膜(例えば銅配線)を形成することができる。その結果、エッチングやCMPのような無駄な銅の消費がなされることなく例えば銅配線のような銅被膜(銅パターン)を下地の所望領域に選択的に形成することができる。
【0029】
また、感光性樹脂層の露光後にO2ガスまたはO2ガスを含む混合ガスのプラズマに曝すことにより、現像処理後の開口部における感光性樹脂層の輪を完全に除去することができる。このような状態で150〜220℃のような低温での銅のCVD(銅の原料ガスの吸着分解反応)を行なうことにより、前記感光性樹脂層の開口部から露出された親水性の下地膜部分(銅被膜形成予定領域)にのみ銅を選択的に堆積させることができ、銅のCVD後に感光性樹脂層を除去することにより前記開口部形状に忠実な銅被膜を所定の下地膜領域に選択的に形成することができる。
【0030】
【実施例】
以下、本発明の好ましい実施例(TFT−LCD用アレイ基板の製造)を図面を参照して詳細に説明する。
【0031】
(実施例1)
まず、表面に汚染防止を目的としたSiO膜(図示せず)がコートされた500mm×600mmガラス基板21上に基板温度420℃の条件下で減圧CVD法により厚さ50nmの非晶質シリコン(a−Si)薄膜を堆積した。なお、SiO膜の代わりに窒化シリコン(SiNx)膜または窒化シリコンと酸化シリコンの混合物からなる膜を用いてもよい。つづいて、TFTの閾値制御を目的として前記a−Si膜に不純物(例えばボロン)をドーピングした。ひきつづき、ボロンドープa−Si膜にエキシマレーザアニールを施して結晶化させることによりボロンドープ多結晶シリコン(p−Si)薄膜とした。なお、このエキシマレーザアニールに代えてランプアニールを施してもよい。前記p−Si薄膜表面にスピンコート法によりレジストを塗布し、乾燥し、露光した後、現像することによりレジストパターン(図示せず)を形成した。レジストパターンをマスクとしてCF4およびO2ガスを用いたCDE(Chemical Dry Etching)により前記p−Si薄膜を選択的に除去することにより島状のp−Si薄膜22を形成した。前記レジストパターンを灰化して除去した後、島状のp−Si薄膜22を含むガラス基板21上にTEOSを原料ガスとして用いた減圧プラズマCVD法により厚さ200nmのゲート絶縁膜としてのSiO2薄膜23を堆積した。ひきつづき、このSiO2薄膜23上にアルミニウムを蒸着し、図示しないレジストパターンをマスクして選択的にエッチングすることにより図3の(a)に示すようにゲート電極24を形成した。
【0032】
次いで、図3の(b)に示すようにゲート電極24をマスクとして不純物、例えばリンを前記島状のp−Si薄膜22に選択的にドーピングして島状のp−Si薄膜22にn+型のソース、ドレイン領域25,26およびp型チャンネル領域27を形成した。
【0033】
次いで、図3の(c)に示すように全面に減圧CVD法により層間絶縁膜としての窒化シリコン(SiNx)膜28を堆積した。つづいて、前記窒化シリコン膜28上にレジストパターン(図示せず)を形成し、このレジストパターンをマスクとして前記窒化シリコン膜28およびSiO2薄膜23を選択的にウェットエッチングすることにより、図3の(d)に示すように底部が前記ソース、ドレイン領域25,26にそれぞれ達するコンタクトホール29を開口した。
【0034】
次いで、前記コンタクトホール29を含む前記窒化シリコン膜28上にスピンコート法によりポジ型のクレゾールノボラックレジストを塗布、乾燥した後、露光、現像を施すことにより、図4の(e)に示すように前記コンタクトホール29およびその周辺部分に対応する領域に開口部30を有する厚さ1.0μmのレジスト層31を形成した。つづいて、銅の原料ガスであるトリメチルビニルシラン添加ヘキサフルオロアセチルアセナトカッパーを用い、基板温度180℃、原料ガス圧1torrの条件の下での選択CVDを施すことにより、図4の(f)に示すように前記レジスト層31の開口部30から露出するコンタクトホール29内およびその周辺の窒化シリコン膜28上部分にCuが主に堆積されてソース電極配線32およびドレイン電極配線33が形成された。この時、レジスト層31上にも僅かな量の粒状Cu34が堆積された。つづいて、粒状のCu34が表面に堆積されたレジスト層31を有機溶剤で除去することにより図4の(g)に示すTFTを有するアレイ基板を製造した。
【0035】
このような実施例1によれば少ないCuの消費量のCu選択堆積技術により形成されたソース、ドレインの電極配線を有するアレイ基板を製造することができた。
【0036】
(実施例2)
前述した実施例1と同様な方法により窒化シリコン膜28にコンタクトホール29を開口した後、図5の(a)に示すように前記コンタクトホール29を含む前記窒化シリコン膜28上にスピンコート法によりポジ型のクレゾールノボラックレジストを塗布、乾燥して厚さ1.0μmのレジスト層31を形成した。
【0037】
次いで、前記レジスト層を露光、現像処理することにより前記コンタクトホール29およびその周辺部分に対応する前記レジスト層31の領域に開口部30を形成した。つづいて、O2含有量が95体積%のCF4とO2の混合ガスのプラズマに曝した。この後、銅の原料ガスであるトリメチルビニルシラン添加ヘキサフルオロアセチルアセナトカッパーを用い、基板温度180℃、原料ガス圧1torrの条件の下での選択CVDを施すことにより、図5の(b)に示すように前記レジスト層31の開口部30から露出するコンタクトホール29内およびその周辺の窒化シリコン膜28上部分のみにCuが堆積されてソース電極配線32およびドレイン電極配線33が形成された。つづいて、レジスト層31を有機溶剤で除去することにより図5の(c)に示すTFTを有するアレイ基板を製造した。
【0038】
【発明の効果】
以上説明したように、本発明によれば金属、絶縁材料等の任意の材料からなる下地の必要とする領域に銅を選択的に堆積して原料コストの低減等を達成でき、LSI、液晶表示装置の低抵抗配線として有効な銅被膜の選択形成方法を提供できる。
【図面の簡単な説明】
【図1】本発明のCu薄膜の選択形成に用いられる減圧CVD装置を示す概略図。
【図2】図1の減圧CVD装置でCu薄膜を堆積した時の温度と堆積Cu薄膜の厚さの関係を示すグラフ。
【図3】本発明の実施例1におけるTFTを有するアレス基板の製造工程を示す断面図。
【図4】本発明の実施例1におけるTFTを有するアレス基板の製造工程を示す断面図。
【図5】本発明の実施例2におけるTFTを有するアレス基板の製造工程を示す断面図。
【符号の説明】
1…ガス供給管、
2…反応管、
3…基板ホルダ、
7…ヒータ、
11…基板、
21…ガラス基板、
22…p−Si薄膜、
24…ゲート電極、
25…ソース領域、
26…ドレイン領域、
29…コンタクトホール、
30…開口部、
31…レジスト層、
32…ソース電極配線、
33…ドレイン電極配線。
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method for selectively forming a copper coating.
[0002]
[Prior art]
Aluminum (Al) is mainly used as a wiring material for LSIs and liquid crystal display devices. However, since Al has a higher resistance than copper (Cu), the Al wiring has problems such as signal delay and increased power consumption due to heat generation. For this reason, Cu attracts attention as a next-generation wiring material.
[0003]
In many cases, the Al wiring is formed by a dry etching technique using a chlorine-based gas such as Cl 2 or BCl 3 in the case of LSI, and a wet etching technique in the case of a liquid crystal display device. However, Cu dry etching is realized only in a high-temperature atmosphere, and is not practical at this stage. On the other hand, although it is possible to wet-etch Cu, it is difficult to perform microfabrication.
[0004]
As described above, Cu is difficult to form wiring by etching. Therefore, in the manufacture of LSI, forming Cu wiring by CMP (Chemical Mechanical Polishing) has been partially put into practical use.
[0005]
[Problems to be solved by the invention]
However, when CMP is applied to the wiring formation of a liquid crystal display device, since the substrate of the liquid crystal display device has a large area, it is practically difficult to form a Cu wiring by CMP. Further, even if Cu etching or CMP is possible in the liquid crystal display device, since the total area of the Cu wiring is smaller than the area of the glass substrate, most of the Cu film formed on the glass substrate is removed. The As a result, there is a problem that the use efficiency of Cu, which is expensive as a raw material, becomes very low, and the price of the liquid crystal display device increases.
[0006]
The present invention provides a method for selectively forming a copper film that can selectively reduce the cost of raw materials by selectively depositing copper in a region where a base made of an arbitrary material such as a metal or an insulating material is required. It is something to try.
[0007]
[Means for Solving the Problems]
The method for selectively forming a copper coating according to the present invention includes a step of forming a thin film having a hydrophobic surface on the surface of a hydrophilic base film on a substrate,
Forming an opening in the copper film formation planned region of the thin film to expose the base film ;
Performing CVD of copper at a substrate temperature of 220 ° C. or lower, and depositing a copper film on the underlying film mainly exposed from the opening of the thin film;
And a step of removing the thin film.
A method of manufacturing a semiconductor device according to the present invention includes a step of forming a thin film having a hydrophobic surface on the surface of a hydrophilic base film on a substrate,
Forming an opening in the copper film formation planned region of the thin film to expose the base film;
Performing copper CVD at a substrate temperature of 220 ° C. or lower, and depositing copper wiring on a base film mainly exposed from the opening of the thin film;
Removing the thin film;
It is characterized by comprising.
[0008]
In the method for selectively forming a copper coating according to the present invention, a photosensitive resin layer is used as a thin film having a hydrophobic surface, and the photosensitive resin layer is exposed and developed at an opening in a region where the copper coating is to be formed. It is preferable to form by this.
[0009]
In the method for selectively forming a copper film according to the present invention, it is preferable to expose the photosensitive resin layer to plasma of O 2 gas or a mixed gas containing O 2 gas after exposure.
[0010]
In the method for selectively forming a copper film according to the present invention, it is preferable to expose the photosensitive resin layer to at least one of ozone gas and ultraviolet light after exposure.
[0011]
In the method for selectively forming a copper film according to the present invention, it is preferable to perform the CVD of the copper at a temperature of 220 ° C. or lower.
[0012]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, the method for selectively forming a copper coating according to the present invention will be described in detail.
[0013]
(First step)
First, a thin film having a hydrophobic surface is formed on the surface of the base film on the substrate. Subsequently, an opening is formed in the copper film formation scheduled region of the thin film.
[0014]
As the substrate, for example, a silicon substrate, a compound semiconductor substrate, a glass substrate, or the like can be used.
[0015]
The base film is made of an arbitrary material such as a metal such as Cu or Ti, as well as an insulator such as single crystal silicon, polycrystalline silicon, amorphous silicon, silicon oxide, or silicon nitride.
[0016]
Examples of the thin film having a hydrophobic surface include a photosensitive resin layer. As the photosensitive resin, either a positive type or a negative type can be used. Specifically, a cresol novolac resist, an acrylic resin resist, and the like can be given. In order to form the opening of the region where the copper film is to be formed in such a photosensitive resin layer, for example, a method of exposing and developing can be employed.
[0017]
The thickness of the thin film (especially the photosensitive resin layer) improves the separability from the Cu film on the base film when Cu is also deposited on this photosensitive resin layer in Cu CVD described later. From the viewpoint, it is desirable that the thickness be 0.3 μm or more, more preferably 0.7 to 1.5 μm.
[0018]
In addition, after exposure of the photosensitive resin layer, exposure to plasma of O 2 gas or a mixed gas containing O 2 gas is permitted. As this mixed gas, for example, a mixed gas of CF 4 and O 2 can be used. In order to prevent film verification due to ashing of the photosensitive resin layer, it is preferable that the time of exposure to plasma is 1 minute or less. Moreover, you may expose to any one or both of ozone gas or an ultraviolet-ray instead of the process by plasma.
[0019]
(Second step)
Next, copper CVD is performed, and a copper film is mainly selectively deposited on the base film portion (copper film formation planned region) exposed from the opening of the photosensitive resin layer. Thereafter, the photosensitive resin layer is removed, and a copper film (for example, copper wiring) is formed on the base film.
[0020]
As a raw material gas for CVD of copper, trifluorovinyl silane-added hexafluoroacetyl aceton kappa, trimethyl phosphine added hexafluoro acetyl aceton kappa, 1,5-cyclooctadiene added hexafluoro acetyl aceton kappa, etc. can be used. . This source gas is allowed to be diluted with a carrier gas such as nitrogen.
[0021]
In the copper CVD, it is desirable to perform an adsorption decomposition reaction of the copper source gas at 220 ° C. or lower, more preferably 150 to 200 ° C.
[0022]
As described above, a thin film having a hydrophobic surface such as a photosensitive resin layer is formed on the base film, and an opening is formed in a copper film formation scheduled region by performing exposure and development treatment. Since the photosensitive resin is usually hydrophobic, a hydrophilic / hydrophobic difference occurs between the base film exposed from the opening and the photosensitive resin layer. In this state, copper is selected as the hydrophilic underlayer (copper coating formation region) by performing copper CVD (adsorption decomposition reaction of copper source gas) at a low temperature such as 150 to 220 ° C. Is deposited. At this time, since some copper is also deposited on the photosensitive resin layer, a copper coating (for example, copper wiring) may be formed in a predetermined base film region by removing the photosensitive resin layer after the CVD of copper. it can.
[0023]
That is, the present inventors use trimethylvinylsilane-added hexafluoroacetyl acetonato copper as a copper source gas, and set the ambient temperature around the substrate to 150 to 220 ° C. with the CVD apparatus having the structure shown in FIG. As a result, it was confirmed that the raw material gas was not decomposed in the gas phase or the deposition rate was almost negligible.
[0024]
This CVD apparatus includes a quartz reaction tube 2 having an inner diameter of 50 mm and having a source gas supply tube 1 at one end (right end). The substrate holder 3 is inserted into the reaction tube 2 from the end (left end) opposite to the supply tube 1. The holder 3 has a housing 5 having a front end surface that functions as a substrate holding portion, in which cooling water is circulated inside, and a cooling water discharge portion 4 on a side wall located outside the reaction tube 2. The cooling water introduction pipe 6 is inserted from the rear end of the housing 5 and introduces cooling water. The heater 7 is wound around the outer periphery of the reaction tube 2 over a length of about 1 m from the vicinity of the tip of the substrate holder 3 toward the source gas supply tube 1. The vacuum pump 8 is connected through a variable valve 9 near the end of the reaction tube 2 on the side opposite to the gas supply tube 1. A sealed tube 10 loaded with a thermocouple is inserted from the end of the reaction tube 2 on the side opposite to the gas supply tube 1 into the inside thereof so that the tip is located near the tip surface of the holder 3.
[0025]
In the CVD apparatus shown in FIG. 1, the substrate 11 made of a desired material is held on the front end surface of the substrate holder 3, and cooling water is introduced into the housing 5 through the cooling water introduction pipe 6 and discharged from the discharge unit 4. The substrate 11 held on the front end surface of the substrate holder 3 is cooled. Subsequently, trifluorovinylsilane-added hexafluoroacetylacetonate copper, which is a copper source gas, is introduced into the reaction tube 2 through the gas supply pipe 1, and the vacuum pump 8 is operated to change the gas in the reaction tube 2 to a variable valve. Exhaust through 9. At this time, the variable valve 9 is controlled so that the pressure in the reaction tube 2 is 100 Pa and the flow velocity in the tube 1 is 8 cm / sec. In a state where the evacuation is stable, the heater 7 is energized and heated. The source gas supplied from the gas supply pipe 1 is heated by the heating of the heater 7. It was confirmed by the thermocouple loaded in the shield tube 10 that the source gas was warmed. Further, it was confirmed by a substrate temperature measurement thermocouple (not shown) that the substrate 11 at this time was maintained at a temperature of 30 ° C. or lower.
[0026]
Under the conditions described above, the temperature of the substrate measured by the substrate holder and the heating temperature by the heater 7 are controlled so that the temperature measured by the thermocouple loaded in the shield tube 10 changes. The relationship between the temperature and the deposited film thickness of Cu was obtained. The result is shown in FIG.
[0027]
FIG. 2 shows that significant Cu deposition is not observed when the ambient temperature measured with a thermocouple near the substrate is 200 ° C. or lower. From this fact, it can be seen that under the conditions of Cu deposition at 200 ° C. (in some cases, 220 ° C. or lower), the decomposition of the source gas does not occur in the gas phase, but is exclusively an adsorption decomposition reaction on the substrate surface. Therefore, Cu deposition under such conditions is performed on a hydrophilic undercoat film on which the source gas is adsorbed, and in the hydrophobic photosensitive resin layer in which the adsorption of the source gas is hindered, the Cu deposition is almost not. It can be seen that selective deposition that is not done can be performed.
[0028]
As described above, according to the present invention, the photosensitive resin layer is formed on the base film on the substrate, and the opening is formed in the copper film formation planned region by performing exposure and development treatment, and the bottom exposed from the opening. After the hydrophilic / hydrophobic difference is generated between the base film portion and the photosensitive resin layer, the CVD (copper source gas adsorption decomposition reaction) of copper at a low temperature such as 150 to 220 ° C. is performed. Copper can be selectively deposited on the hydrophilic base film region (the region where copper coating is to be formed). At this time, even if a small amount of copper is deposited on the photosensitive resin layer, the photosensitive resin layer is removed, so that a copper coating (for example, copper wiring) faithful to the opening pattern of the photosensitive resin layer is removed by so-called lift-off. ) Can be formed. As a result, it is possible to selectively form a copper film (copper pattern) such as a copper wiring in a desired region of the base without consuming unnecessary copper such as etching and CMP.
[0029]
Further, by following exposure of the photosensitive resin layer exposed to a plasma of a mixed gas containing O 2 gas or O 2 gas, it is possible to completely remove the circle of the photosensitive resin layer at the opening after development. In such a state, a hydrophilic base film exposed from the opening of the photosensitive resin layer by performing CVD (adsorption decomposition reaction of copper source gas) of copper at a low temperature such as 150 to 220 ° C. Copper can be selectively deposited only in the portion (the area where the copper film is to be formed), and after removing the photosensitive resin layer after the CVD of copper, a copper film that is faithful to the shape of the opening is formed in a predetermined base film area. It can be formed selectively.
[0030]
【Example】
Hereinafter, preferred embodiments of the present invention (production of an array substrate for TFT-LCD) will be described in detail with reference to the drawings.
[0031]
(Example 1)
First, an amorphous silicon film having a thickness of 50 nm is formed on a 500 mm × 600 mm glass substrate 21 whose surface is coated with a SiO 2 film (not shown) for the purpose of preventing contamination by low pressure CVD under a substrate temperature of 420 ° C. A (a-Si) thin film was deposited. Instead of the SiO 2 film, a silicon nitride (SiN x ) film or a film made of a mixture of silicon nitride and silicon oxide may be used. Subsequently, an impurity (for example, boron) was doped into the a-Si film for the purpose of controlling the threshold value of the TFT. Subsequently, the boron-doped a-Si film was crystallized by excimer laser annealing to obtain a boron-doped polycrystalline silicon (p-Si) thin film. Note that lamp annealing may be performed instead of the excimer laser annealing. A resist pattern was applied to the surface of the p-Si thin film by spin coating, dried, exposed, and developed to form a resist pattern (not shown). The p-Si thin film 22 was formed by selectively removing the p-Si thin film by CDE (Chemical Dry Etching) using CF 4 and O 2 gas using the resist pattern as a mask. After the resist pattern is ashed and removed, a SiO 2 thin film as a gate insulating film having a thickness of 200 nm is formed on the glass substrate 21 including the island-shaped p-Si thin film 22 by a low pressure plasma CVD method using TEOS as a source gas. 23 was deposited. Subsequently, aluminum was vapor-deposited on the SiO 2 thin film 23, and a gate electrode 24 was formed as shown in FIG. 3A by selectively etching with a resist pattern (not shown) masked.
[0032]
Next, as shown in FIG. 3B, an impurity such as phosphorus is selectively doped into the island-shaped p-Si thin film 22 using the gate electrode 24 as a mask, and the island-shaped p-Si thin film 22 is subjected to n +. Type source and drain regions 25 and 26 and a p-type channel region 27 were formed.
[0033]
Next, as shown in FIG. 3C, a silicon nitride (SiN x ) film 28 as an interlayer insulating film was deposited on the entire surface by a low pressure CVD method. Subsequently, a resist pattern (not shown) is formed on the silicon nitride film 28, and the silicon nitride film 28 and the SiO 2 thin film 23 are selectively wet-etched using the resist pattern as a mask. As shown in FIG. 4D, contact holes 29 whose bottoms reach the source and drain regions 25 and 26 are opened.
[0034]
Next, a positive cresol novolak resist is applied on the silicon nitride film 28 including the contact holes 29 by spin coating, dried, exposed, and developed, as shown in FIG. A resist layer 31 having a thickness of 1.0 μm having an opening 30 in a region corresponding to the contact hole 29 and its peripheral portion was formed. Subsequently, by using a hexafluoroacetyl acetonato copper added with trimethylvinylsilane, which is a copper source gas, by performing selective CVD under the conditions of a substrate temperature of 180 ° C. and a source gas pressure of 1 torr, FIG. As shown, Cu was mainly deposited in the contact hole 29 exposed from the opening 30 of the resist layer 31 and on the silicon nitride film 28 in the vicinity thereof to form the source electrode wiring 32 and the drain electrode wiring 33. At this time, a slight amount of granular Cu 34 was also deposited on the resist layer 31. Subsequently, an array substrate having TFTs as shown in FIG. 4G was manufactured by removing the resist layer 31 having the granular Cu 34 deposited on the surface thereof with an organic solvent.
[0035]
According to the first embodiment, it was possible to manufacture an array substrate having source and drain electrode wirings formed by a Cu selective deposition technique with a small Cu consumption.
[0036]
(Example 2)
After a contact hole 29 is opened in the silicon nitride film 28 by the same method as in the first embodiment, the silicon nitride film 28 including the contact hole 29 is spin-coated on the silicon nitride film 28 including the contact hole 29 as shown in FIG. A positive cresol novolak resist was applied and dried to form a resist layer 31 having a thickness of 1.0 μm.
[0037]
Next, the resist layer was exposed and developed to form an opening 30 in the region of the resist layer 31 corresponding to the contact hole 29 and its peripheral portion. Subsequently, it was exposed to plasma of a mixed gas of CF 4 and O 2 having an O 2 content of 95% by volume. Thereafter, selective CVD is performed under the conditions of a substrate temperature of 180 ° C. and a source gas pressure of 1 torr using a trimethylvinylsilane-added hexafluoroacetylacetonate copper which is a copper source gas. As shown in the figure, Cu was deposited only in the contact hole 29 exposed from the opening 30 of the resist layer 31 and on the silicon nitride film 28 in the vicinity thereof to form the source electrode wiring 32 and the drain electrode wiring 33. Subsequently, the resist layer 31 was removed with an organic solvent to manufacture an array substrate having TFTs shown in FIG.
[0038]
【The invention's effect】
As described above, according to the present invention, it is possible to selectively deposit copper on a necessary region of a base made of an arbitrary material such as a metal or an insulating material to achieve a reduction in raw material cost, etc. It is possible to provide a method for selectively forming a copper film that is effective as a low-resistance wiring of a device.
[Brief description of the drawings]
FIG. 1 is a schematic view showing a low pressure CVD apparatus used for selective formation of a Cu thin film according to the present invention.
FIG. 2 is a graph showing the relationship between the temperature when a Cu thin film is deposited by the low pressure CVD apparatus of FIG. 1 and the thickness of the deposited Cu thin film.
FIG. 3 is a cross-sectional view showing a manufacturing process of an Ares substrate having TFTs in Example 1 of the present invention.
FIG. 4 is a cross-sectional view showing a manufacturing process of an Ares substrate having TFTs in Example 1 of the present invention.
FIG. 5 is a cross-sectional view showing a manufacturing process of an Ares substrate having TFTs in Example 2 of the present invention.
[Explanation of symbols]
1 ... Gas supply pipe,
2 ... reaction tube,
3 ... Substrate holder,
7 ... Heater,
11 ... substrate
21 ... Glass substrate,
22 ... p-Si thin film,
24 ... Gate electrode,
25 ... Source region,
26 ... drain region,
29 ... Contact hole,
30 ... opening,
31 ... resist layer,
32 ... source electrode wiring,
33: Drain electrode wiring.

Claims (5)

基板上の親水性の下地膜表面に表面が疎水性となる薄膜を形成する工程と、
前記薄膜の銅被膜形成予定領域に開口部を形成して前記下地膜を露出する工程と、
前記基板温度を220℃以下にして銅のCVDを行なって、主に前記薄膜の開口部から露出した下地膜に銅被膜を堆積する工程と、
前記薄膜を除去する工程と
を具備したことを特徴とする銅被膜の選択形成方法。
Forming a thin film having a hydrophobic surface on the surface of the hydrophilic base film on the substrate;
Forming an opening in the copper film formation planned region of the thin film to expose the base film;
Performing CVD of copper at a substrate temperature of 220 ° C. or lower, and depositing a copper film on the underlying film mainly exposed from the opening of the thin film;
A method for selectively forming a copper film, comprising the step of removing the thin film.
前記表面が疎水性となる薄膜は、感光性樹脂層であり、前記銅被膜形成予定領域の開口部は前記感光性樹脂層を露光、現像処理することにより形成されることを特徴とする請求項1記載の銅被膜の選択形成方法。  The thin film having a hydrophobic surface is a photosensitive resin layer, and the opening of the region where the copper coating is to be formed is formed by exposing and developing the photosensitive resin layer. The method for selectively forming a copper coating according to 1. 前記感光性樹脂層の露光、現像後にO2ガスまたはO2ガスを含む混合ガスのプラズマに曝すことを特徴とする請求項2記載の銅被膜の選択形成方法。The exposure of the photosensitive resin layer, the method for selectively forming a copper film of claim 2, wherein the exposure to the plasma of the mixed gas after development including O 2 gas or O 2 gas. 前記感光性樹脂層の露光、現像後にオゾンガスまたは紫外線の少なくとも一方に曝すことを特徴とする請求項2記載の銅被膜の選択形成方法。3. The method for selectively forming a copper film according to claim 2, wherein the photosensitive resin layer is exposed to at least one of ozone gas and ultraviolet light after exposure and development . 基板上の親水性の下地膜表面に表面が疎水性となる薄膜を形成する工程と、
前記薄膜の銅被膜形成予定領域に開口部を形成して前記下地膜を露出する工程と、
前記基板温度を220℃以下にして銅のCVDを行なって、主に前記薄膜の開口部から露出した下地膜に銅配線を堆積する工程と、
前記薄膜を除去する工程と
を具備したことを特徴とする半導体装置の製造方法。
Forming a thin film having a hydrophobic surface on the surface of the hydrophilic base film on the substrate;
Forming an opening in the copper film formation planned region of the thin film to expose the base film;
Performing copper CVD at a substrate temperature of 220 ° C. or lower, and depositing copper wiring on a base film mainly exposed from the opening of the thin film;
A method for manufacturing a semiconductor device, comprising: removing the thin film.
JP19620899A 1999-07-09 1999-07-09 Method for selectively forming copper film and method for manufacturing semiconductor device Expired - Fee Related JP4138166B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP19620899A JP4138166B2 (en) 1999-07-09 1999-07-09 Method for selectively forming copper film and method for manufacturing semiconductor device
US09/612,237 US6506675B1 (en) 1999-07-09 2000-07-07 Copper film selective formation method
TW089113800A TW464980B (en) 1999-07-09 2000-07-07 Method for selectively forming copper film
KR10-2000-0039061A KR100419535B1 (en) 1999-07-09 2000-07-08 Method for selectively forming deposited copper film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19620899A JP4138166B2 (en) 1999-07-09 1999-07-09 Method for selectively forming copper film and method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JP2001023931A JP2001023931A (en) 2001-01-26
JP4138166B2 true JP4138166B2 (en) 2008-08-20

Family

ID=16354010

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19620899A Expired - Fee Related JP4138166B2 (en) 1999-07-09 1999-07-09 Method for selectively forming copper film and method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP4138166B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002334866A (en) * 2001-05-09 2002-11-22 Tokyo Electron Ltd Coating agent and plasma resistant component provided with the coating agent
KR100688778B1 (en) 2004-12-27 2007-03-02 동부일렉트로닉스 주식회사 Method of manufacturing semiconductor device
KR100688777B1 (en) 2004-12-27 2007-03-02 동부일렉트로닉스 주식회사 Method of manufacturing semiconductor device
KR100608435B1 (en) 2004-12-30 2006-08-02 동부일렉트로닉스 주식회사 Ashing method of semiconductor device

Also Published As

Publication number Publication date
JP2001023931A (en) 2001-01-26

Similar Documents

Publication Publication Date Title
US5637512A (en) Method for fabricating a thin film semiconductor device
KR100656495B1 (en) Thin film transistor and its manufacturing method
KR100419535B1 (en) Method for selectively forming deposited copper film
JP5154140B2 (en) Semiconductor device and manufacturing method thereof
US6562668B2 (en) Method of fabricating thin film transistor using buffer layer and the thin film transistor
JP2559030B2 (en) Method for manufacturing metal thin film
EP0686999B1 (en) Pattern formation in the fabrication of microelectronic devices
JP3992588B2 (en) Deposition method
CN104600083A (en) Thin film transistor array substrate and preparation method thereof, display panel and display device
JPH06296020A (en) Semiconductor device and manufacture thereof
JP3694470B2 (en) Manufacturing method of semiconductor device
JP4138166B2 (en) Method for selectively forming copper film and method for manufacturing semiconductor device
WO2017152552A1 (en) Thin film transistor and method for manufacturing same, array substrate and method for manufacturing same, and display device
JPH07231100A (en) Semiconductor device and its manufacturing method
US5950078A (en) Rapid thermal annealing with absorptive layers for thin film transistors on transparent substrates
US6221766B1 (en) Method and apparatus for processing refractory metals on semiconductor substrates
JP4334070B2 (en) Method for selective formation of copper coating
TW394979B (en) Manufacturing method of semiconductor device
JP4098442B2 (en) Method for selectively forming copper film and method for manufacturing semiconductor device
CN101567392B (en) Thin-film transistor
JP3486421B2 (en) Method for manufacturing thin film semiconductor device
CN100452436C (en) Transistor manufacturing method, electro-optic device and electronic instrument
JP2001052979A (en) Method for forming resist, method for processing substrate, and filter structure
KR100534585B1 (en) crystallization method of amorphous silicon layer
JP3730185B2 (en) Thin film transistor manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060710

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071213

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071218

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080218

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080311

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080512

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080603

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080605

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110613

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120613

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120613

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130613

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees