JPS5949690B2 - Anodizing method - Google Patents
Anodizing methodInfo
- Publication number
- JPS5949690B2 JPS5949690B2 JP2618577A JP2618577A JPS5949690B2 JP S5949690 B2 JPS5949690 B2 JP S5949690B2 JP 2618577 A JP2618577 A JP 2618577A JP 2618577 A JP2618577 A JP 2618577A JP S5949690 B2 JPS5949690 B2 JP S5949690B2
- Authority
- JP
- Japan
- Prior art keywords
- epitaxial layer
- oxide film
- thickness
- anodic
- anodic oxidation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Junction Field-Effect Transistors (AREA)
- Formation Of Insulating Films (AREA)
Description
【発明の詳細な説明】
本発明は、主として砒化ガリウム(GaAs)等の半導
体が用いられる半絶縁性半導体結晶基板上に成長した半
導体エピタキシャル層の厚さを薄くかつ均一に制御する
場合に適用される陽極酸化方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention is mainly applied to the case where the thickness of a semiconductor epitaxial layer grown on a semi-insulating semiconductor crystal substrate using a semiconductor such as gallium arsenide (GaAs) is controlled to be thin and uniform. The present invention relates to an anodizing method.
一般に、半絶縁性GaAs結晶基板上に成長せしめた、
この結晶基板に比して不純物濃度の高い半導体エピタキ
シャル層に能動領域が形成されるショットキーバリヤー
型電界効果トランジスタ(FET)の如きGaAs半導
体素子の製造工程において、エピタキシャル層の厚さを
薄くかつ均一に制御する場合に陽極酸化法が適用される
。Generally grown on a semi-insulating GaAs crystal substrate,
In the manufacturing process of GaAs semiconductor devices such as Schottky barrier field effect transistors (FETs) in which the active region is formed in a semiconductor epitaxial layer with a higher impurity concentration than the crystal substrate, the thickness of the epitaxial layer is thinned and uniform. The anodic oxidation method is applied when controlling the
例えば、半絶縁性GaAs結晶基板上に気相法で成長さ
れるエピタキシャル層の厚さはウェーハ内でのバラツキ
が大きいためにこのエピタキシャル層に形成されるショ
ットキーバリヤー型FETのピンチオフ電圧のバラツキ
が大きくなる。該ピンチオフ電圧のバラツキを少なくす
るためには、エピタキシャル層の厚さを薄くかつ均一に
する必要がある。従来、不均一ね厚さ分布を有するエピ
タキシャル層を薄くかつ均一化する方法として陽極酸化
方法が提案されていた。For example, the thickness of an epitaxial layer grown by a vapor phase method on a semi-insulating GaAs crystal substrate has large variations within the wafer, resulting in variations in the pinch-off voltage of Schottky barrier FETs formed on this epitaxial layer. growing. In order to reduce variations in the pinch-off voltage, it is necessary to make the thickness of the epitaxial layer thin and uniform. Conventionally, an anodic oxidation method has been proposed as a method for thinning and making an epitaxial layer having a non-uniform thickness distribution thinner and more uniform.
かかる陽極酸化方法では、暗状態での陽極酸化膜形成と
形成された陽極酸化膜除去との工程を続行することによ
りエピタキシャル層の厚さを大まかに均一にし、その後
、光照射状態で陽極酸化しその陽極酸化膜を除去するこ
とにより表面状態の良好な均一厚さのエピタキシャル層
を得ていた。しかしながらこの光照射状態で陽極酸化を
始める際にこのエピタキシャル層が若干エッチングされ
るという問題点があつた。このエッチングは数100λ
程度の比較的わずかなものではあるが、特に、ショット
キーバリヤー型FETの如きデバイスを製造する工程に
おいては、ピンチオフ電圧に大きな影響を与えるだけで
なく、ピンチオフ電圧制御の再現性が得られないという
点においても問題であつた。本発明の目的はエピタキシ
ャル層の厚さを精密に制御できる陽極酸化方法を提供す
ることにある。In this anodic oxidation method, the thickness of the epitaxial layer is made roughly uniform by continuing the steps of forming an anodic oxide film in a dark state and removing the formed anodic oxide film, and then anodic oxidation is performed in a light irradiation state. By removing the anodic oxide film, an epitaxial layer with a uniform thickness and a good surface condition was obtained. However, there was a problem in that the epitaxial layer was slightly etched when anodic oxidation was started in this light irradiation state. This etching is several hundred λ
Although the degree is relatively small, especially in the process of manufacturing devices such as Schottky barrier FETs, it not only has a large effect on the pinch-off voltage, but also makes it impossible to achieve reproducibility in pinch-off voltage control. This was also a problem. An object of the present invention is to provide an anodic oxidation method that allows precise control of the thickness of an epitaxial layer.
本発明をなすための発明者の基礎的検討により、陽極酸
化開始直後に発生するエピタキシャル層の陽極酸化液に
よるエッチングは陽極酸化液の種類(pH値)、光照射
の有無及び初期電流密度等に強く依存することがわかつ
た。先ず、陽極酸化液に関しては、エチレングリコール
と水と酒石酸からなる混合液を使い、…値が2 + 0
.5になるような組成比がいいことがわかつた。…値が
小さい場合、エピタキシャル層のエッチング量は急激に
増大し、…値が大きすぎると陽極酸化膜厚が…値によつ
て大きく変化するようになり、陽極酸化膜厚の制御、し
たがつてエピタキシヤル層の制御が困難になる。Based on the inventor's basic research for making the present invention, etching of the epitaxial layer with an anodic oxidizing solution that occurs immediately after the start of anodizing depends on the type of anodic oxidizing solution (pH value), the presence or absence of light irradiation, the initial current density, etc. It turns out that it is highly dependent. First, regarding the anodic oxidation solution, we used a mixture of ethylene glycol, water, and tartaric acid, and... the value was 2 + 0.
.. It was found that a composition ratio of 5 is good. ...If the value is small, the etching amount of the epitaxial layer will increase rapidly, and if the value is too large, the anodic oxide film thickness will change greatly depending on the value. It becomes difficult to control the epitaxial layer.
また、陽極酸化液によるエツチング量は暗状態でははと
んど無視される程小さく、特に光照射状態の場合に大き
くなる。さらに、このエツチング量は初期電流密度(可
変電流源または定電流源の如何を問わず)に強く依存す
ることがわかつた。即ち、初期電流密度が小さいとき、
このエツチング効果は顕著で大きい。例えば、半絶縁性
結晶基板上に成長したGaAsエピタキシヤル層を上記
陽極酸化液を用いて初期電流密度0.5mA/CfLの
光照射条件下で陽極酸化工程を施工すると、エツチング
の時間は約40秒位持続し、約3000λのGaAsエ
ピタキシヤル層がエツチングにより除去される。一方、
電流密度が大きくなりすぎるとエピタキシヤル表面に結
晶欠陥が露出するだけでなく、形成される陽極酸化膜厚
がウエーハ内で均一でなくなる。よつて、エピタキシヤ
ル層をデバイス製造に用いる場合、高電流密度は望まし
い条件とはいえない。本発明によれば、半絶縁性GaA
s結晶基板上に成長した不均一な厚さ分布を有するGa
Asエピタキシヤル層を雪崩れ破壊時の空乏層巾より薄
くかつ均一に制御する陽極酸化方法において、暗状態の
陽極酸化法を用いて陽極酸化し、得られた陽極酸化膜を
除去してエピタキシヤル層の厚さを大まかに均一化した
後、光照射状態の陽極酸化方法を用いて陽極酸化膜形成
と該陽極酸化膜除去工程とを行うことによりエピタキシ
ヤル層の厚さを一様に薄くかつ良好な表面状態を得る工
程に於いて、前記光照射状態での陽極酸化膜形成をエチ
レングリコール、水及び酒石酸を主に含み…値2+0.
5の陽極酸化液を用いると共に、初期電流密度3+1m
A/Cdなる条件下で施行することを特徴とする陽極酸
化方法が得られる。Furthermore, the amount of etching by the anodic oxidizing solution is so small that it can be ignored in a dark state, and becomes particularly large in a light irradiation state. Furthermore, it has been found that the amount of etching is strongly dependent on the initial current density (whether a variable current source or a constant current source). That is, when the initial current density is small,
This etching effect is significant and large. For example, when a GaAs epitaxial layer grown on a semi-insulating crystal substrate is anodized using the above-mentioned anodic oxidizing solution under light irradiation conditions with an initial current density of 0.5 mA/CfL, the etching time is about 40 mA/CfL. The etching lasts approximately 3000 λ of the GaAs epitaxial layer. on the other hand,
If the current density becomes too large, not only will crystal defects be exposed on the epitaxial surface, but the thickness of the anodic oxide film formed will not be uniform within the wafer. Therefore, high current density is not a desirable condition when the epitaxial layer is used for device manufacturing. According to the invention, semi-insulating GaA
Ga with non-uniform thickness distribution grown on s-crystal substrate
In the anodic oxidation method that controls the As epitaxial layer to be thinner and more uniform than the depletion layer width at the time of avalanche failure, the anodic oxidation method is performed in a dark state, and the resulting anodic oxide film is removed to form the epitaxial layer. After the thickness of the layer is roughly made uniform, the thickness of the epitaxial layer is made uniformly thin and thin by forming an anodic oxide film and removing the anodic oxide film using a light irradiation anodic oxidation method. In the step of obtaining a good surface condition, the anodic oxide film is formed in the light irradiation state mainly containing ethylene glycol, water and tartaric acid...value 2+0.
In addition to using No. 5 anodic oxidation solution, the initial current density was 3+1 m.
An anodic oxidation method is obtained which is characterized in that it is carried out under A/Cd conditions.
このような本発明によれば、以下に記述する3つの効果
が実現可能である。According to the present invention, the following three effects can be achieved.
第1に、光照射状態での陽極酸化方法において、初期電
流密度の最適化を行なつた結果、半絶縁性結晶基板上に
成長したGaAsエビタキシヤル層の厚さを均一にかつ
精度良く制御することが容易になり、所要の厚さのエビ
タキシヤル層を得るに際して歩留りが向上した。特に、
エピタキシヤル層の不純物濃度が高い場合に、初期電流
密度最適化の効果は大きい。第2に、最適初期電流密度
を見出したことにより、エピタキシヤル層に露出する結
晶欠陥密度を減少させることができた。第3に、最適初
期電流密度を求めることにより、光照射状態で形成する
陽極酸化膜厚の均一化がより精密になされた。次に、本
発明の具体的な実施例を図面を参照して説明する。First, as a result of optimizing the initial current density in the anodization method under light irradiation, the thickness of the GaAs epitaxial layer grown on the semi-insulating crystal substrate can be controlled uniformly and accurately. This made it easier to obtain an epitaxial layer of the required thickness, and the yield was improved. especially,
When the impurity concentration of the epitaxial layer is high, the effect of optimizing the initial current density is large. Second, by finding the optimal initial current density, we were able to reduce the density of crystal defects exposed in the epitaxial layer. Third, by determining the optimum initial current density, the thickness of the anodic oxide film formed under light irradiation was made more uniform. Next, specific embodiments of the present invention will be described with reference to the drawings.
GaAsの半絶縁性結晶基板1上にエピタキシヤル成長
せしめた2×10遜−3の不純物濃度と約0.29〜0
.36μの範囲での不均一性をもつた厚さを有するGa
Asエピタキシヤル層(第1図中2と3に相当)の厚さ
を約0.12μに均一化させる場合について説明する。The impurity concentration of 2×10−3 and approximately 0.29 to 0 was epitaxially grown on a GaAs semi-insulating crystal substrate 1.
.. Ga with thickness non-uniformity in the range of 36μ
A case will be described in which the thickness of the As epitaxial layer (corresponding to 2 and 3 in FIG. 1) is made uniform to about 0.12 μm.
先ず、エピタキシヤルウエーハの前洗浄工程施行(トリ
クレン煮沸及びメチルエチルケトン超音波洗浄を各々5
分間3回繰り返す)後、エチレングリコール、水及び酒
石酸からなる陽極酸化液(PH値2)を用いて、暗状態
における陽極酸化工程を施行し、第1図の如く残存する
エピタキシヤル層2上に酸化膜3を形成させる。なお、
この陽極酸化膜中の電圧降下が60Vになつたとき、陽
極酸化工程は停止された。酸化膜3を除去すれば、約0
.27μの厚さを有するエピタキシヤル層2が形成され
でいる。このようにして得られたエピタキシヤル層2は
その厚さは比較的均一であるが多くの表面欠陥を含んで
ある。尚この工程は除去すべき量が多い時には複数回繰
り返される。次に、エピタキシヤル層2の表面に一様に
光照射を行いながら次工程の陽極酸化を開始する。First, the epitaxial wafer was subjected to a pre-cleaning process (triclene boiling and methyl ethyl ketone ultrasonic cleaning 5 times each).
After that, an anodic oxidation process is carried out in the dark using an anodic oxidation solution (pH value 2) consisting of ethylene glycol, water and tartaric acid, and the remaining epitaxial layer 2 is coated as shown in Fig. 1. An oxide film 3 is formed. In addition,
When the voltage drop across the anodic oxide film reached 60V, the anodic oxidation process was stopped. If oxide film 3 is removed, approximately 0
.. An epitaxial layer 2 having a thickness of 27μ has been formed. The epitaxial layer 2 thus obtained is relatively uniform in thickness, but contains many surface defects. Note that this process is repeated multiple times when the amount to be removed is large. Next, the next step of anodic oxidation is started while uniformly irradiating the surface of the epitaxial layer 2 with light.
陽祝酸化回路として定電流源回路を用い、初期電流密度
を約2.5mA/(1−JモV1に設定する。酸化膜中の
電圧降下が初期電圧に比して100増加したとき、陽極
酸化回路を開放し、陽極酸化を停止させる。この時、第
2図に示す如く残存するエピタキシヤル層7上に酸化膜
4が形成される。光照射状態で形成された酸化膜4を濃
塩酸中で除去すれば、エビタキシヤル層が約0.12μ
の厚さに均一化され、さらに良好な表面状態が得られ初
期の目的が達成された。本発明によれば、陽極酸化開始
直後にエツチングされるエピタキシヤル層2の膜厚は無
視できる位小さいために、酸化膜4中の電圧変化量のみ
で酸化膜4の厚、したがつて酸化膜4中に消費されるG
aAsエピタキシヤル層7の厚さが正確に制御できるこ
とがわかつた。A constant current source circuit is used as the positive oxidation circuit, and the initial current density is set to approximately 2.5 mA/(1-J).When the voltage drop in the oxide film increases by 100 compared to the initial voltage, the anode The oxidation circuit is opened and the anodic oxidation is stopped. At this time, an oxide film 4 is formed on the remaining epitaxial layer 7 as shown in FIG. If removed inside, the epitaxial layer will be approximately 0.12μ
The initial objective was achieved as the thickness was made uniform and a better surface condition was obtained. According to the present invention, since the film thickness of the epitaxial layer 2 etched immediately after the start of anodic oxidation is so small that it can be ignored, the thickness of the oxide film 4, and therefore the oxide film G consumed during 4
It has been found that the thickness of the aAs epitaxial layer 7 can be precisely controlled.
以上、本発明の実施例として、陽極酸化法と共に特定の
不純物濃度と厚さを有するGaAsエピタキシヤルウエ
ーハ及び特定の酸化膜エツチング液を用いて説明したが
、本発明の技術思想から明らかなように上記実施例に限
定されることなく、本発明は半絶縁性結晶基板上に成長
せしめたGaAsエピタキシヤルウエーハの厚さを薄く
かつ均一に制御する場合に応用される光照射善態下での
陽極酸化法に全て適用されることはいうまでもない。The embodiments of the present invention have been described above using an anodic oxidation method, a GaAs epitaxial wafer having a specific impurity concentration and thickness, and a specific oxide film etching solution. Without being limited to the above embodiments, the present invention is applicable to an anode under good light irradiation conditions, which is applied when controlling the thickness of a GaAs epitaxial wafer grown on a semi-insulating crystal substrate to be thin and uniform. Needless to say, this applies to all oxidation methods.
第1および第2図は、本発明の一実施例を説明するため
の各工程での断面図である。1 and 2 are cross-sectional views at each step for explaining an embodiment of the present invention.
Claims (1)
第1の陽極酸化膜に変換し、該第1の陽極酸化膜を除去
する第1の工程と、該第1の工程を施した前記エピタキ
シャル層表面を光照射の状態でpH値2±0.5の陽極
酸化液を用いると共に、初期電流密度を3±1mA/c
m^2なる条件下で陽極酸化して第2の陽極酸化膜を形
成する第2の工程とを有することを特徴とする陽極酸化
方法。1. A first step of anodizing the surface of the semiconductor epitaxial layer in a dark state to convert it into a first anodic oxide film and removing the first anodic oxide film, and the epitaxial layer subjected to the first step. While the surface is irradiated with light, an anodic oxidizing solution with a pH value of 2 ± 0.5 is used, and the initial current density is 3 ± 1 mA/c.
and a second step of forming a second anodic oxide film by performing anodic oxidation under conditions of m^2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2618577A JPS5949690B2 (en) | 1977-03-09 | 1977-03-09 | Anodizing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2618577A JPS5949690B2 (en) | 1977-03-09 | 1977-03-09 | Anodizing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS53110469A JPS53110469A (en) | 1978-09-27 |
| JPS5949690B2 true JPS5949690B2 (en) | 1984-12-04 |
Family
ID=12186437
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2618577A Expired JPS5949690B2 (en) | 1977-03-09 | 1977-03-09 | Anodizing method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5949690B2 (en) |
-
1977
- 1977-03-09 JP JP2618577A patent/JPS5949690B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS53110469A (en) | 1978-09-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59168677A (en) | Manufacture of semiconductor device | |
| US4713354A (en) | Method of heat treatment for reduction of dislocation density near III-V substrate surface | |
| US4503600A (en) | Process for manufacturing a buried gate field effect transistor | |
| JPH0787195B2 (en) | Method of manufacturing Schottky gate field effect transistor | |
| US4026741A (en) | Technique for preparation of stoichiometric III-V compound semiconductor surfaces | |
| JPH02252267A (en) | Manufacture of semeconductor device | |
| JPS5949690B2 (en) | Anodizing method | |
| US4247373A (en) | Method of making semiconductor device | |
| US4597825A (en) | Intermediate passivation and cleaning of compound semiconductor surfaces | |
| JP3232833B2 (en) | Manufacturing method of GaAs single crystal wafer | |
| JPS5949689B2 (en) | Anodizing method | |
| JP3295899B2 (en) | Semiconductor substrate etching method | |
| JPS5949688B2 (en) | Anodization method | |
| JPS5914905B2 (en) | Manufacturing method of semiconductor device | |
| JPS6051263B2 (en) | Manufacturing method of semiconductor device | |
| JPS59227129A (en) | Manufacture of semiconductor device | |
| JPH06140433A (en) | Manufacture of semiconductor device | |
| JPS58105545A (en) | Manufacture of semiconductor device | |
| JPS5834932B2 (en) | Manufacturing method of semiconductor device | |
| JPH06120256A (en) | Method for manufacturing semiconductor device | |
| JPS6025238A (en) | Manufacture of semiconductor device | |
| JPH02273942A (en) | High electron mobility transistor and manufacture thereof | |
| JPH0624231B2 (en) | Method for manufacturing semiconductor device | |
| JPS63302575A (en) | Method for manufacturing Schottky barrier gate field effect transistor | |
| JPH0498833A (en) | Etching method for compound semiconductor |