Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0237118B2 - TASOHAISENBANNOSEIZOHOHO - Google Patents
[go: Go Back, main page]

JPH0237118B2 - TASOHAISENBANNOSEIZOHOHO - Google Patents

TASOHAISENBANNOSEIZOHOHO

Info

Publication number
JPH0237118B2
JPH0237118B2 JP18448885A JP18448885A JPH0237118B2 JP H0237118 B2 JPH0237118 B2 JP H0237118B2 JP 18448885 A JP18448885 A JP 18448885A JP 18448885 A JP18448885 A JP 18448885A JP H0237118 B2 JPH0237118 B2 JP H0237118B2
Authority
JP
Japan
Prior art keywords
solution
layer
kmno
immersing
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP18448885A
Other languages
Japanese (ja)
Other versions
JPS6245097A (en
Inventor
Yasuhiro Nakamura
Hiroyoshi Yokoyama
Fumyuki Toyama
Toshio Saijo
Nobuo Uozu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lincstech Circuit Co Ltd
Original Assignee
Hitachi Condenser Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Condenser Co Ltd filed Critical Hitachi Condenser Co Ltd
Priority to JP18448885A priority Critical patent/JPH0237118B2/en
Publication of JPS6245097A publication Critical patent/JPS6245097A/en
Publication of JPH0237118B2 publication Critical patent/JPH0237118B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Description

【発明の詳細な説明】[Detailed description of the invention]

産業上の利用分野 本発明はアデイデイブ法による多層印刷配線板
の製造方法の改良に関する。 従来の技術 アデイデイブ法により多層印刷配線板は、めつ
き触媒入り接着剤を表面に塗布した絶縁板を用
い、この絶縁板にめつきレジスト層を形成し、無
電解銅めつき液に浸漬して内層配線板を作り、こ
の内層回路の銅表面を粗面化処理し、さらに絶縁
層、接着剤層を形成した後、スルーホール用の穴
明けを行い、外層のめつきレジスト層を形成して
無電解銅めつき層を形成して多層配線板が作られ
ている。 発明が解決しようとする問題点 多層配線板を製造する工程中の穴明け工程にお
いて、穴明け時に発生するエポキシスミアがスル
ーホールの信頼性に影響を与えるので、スミア処
理が施されている。 従来はKMnO4溶液を用い配線板を浸漬処理し
ていたが、接着剤層が浸食し、無電解銅めつきの
導体層のピール強さが、他の多層配線板に比して
30%低下してしまつた。これはKMnO4溶液によ
つて接着剤中に含まれているNBR、エポキシ樹
脂成分や一部脂肪族系に分解され、ニトリル基や
カルボニル基等の親水基が接着剤層の表面で少な
くなつているため、無電解銅めつき液で析出した
銅との密着性が低下するためである。 また、CrO3系の処理液を用いるときには、無
電解銅めつき処理を行う然に、銅の物性向上を目
的として接着剤層を強酸で粗面化処理している。
KMnO4を用いた場合のように接着剤層が浸漬さ
れないが粗面化処理に長時間を要し、内層銅がエ
ツチバツクするという問題点を有していた。 問題点を解決するための手段 本発明は、無電解めつき液により配線板上に析
出する銅の物性を向上した多層配線板の製造方法
であつた、スミア処理するための溶液として、
KMnO4及びCrO3溶液を併用して用いるものであ
る。 実施例 めつき触媒入り接着剤を表面に塗布した絶縁板
を用い、この絶縁板にめつきレジスト層を形成
し、無電解めつき液に浸漬し内層配線板を作り、
この内層回路の銅表面を粗面化し、絶縁層、接着
剤層を順次積層形成した後、穴明けを行い、スミ
ア処理液として表1(KMnO4)及び表2(CrO)
並びに表1、表2の順にスミア処理を行つた後、
粗面化処理を施した後、無電解めつき液に浸漬
し、外層回路を形成して多層配線板を製作し、比
較した。
INDUSTRIAL APPLICATION FIELD The present invention relates to an improvement in a method for manufacturing a multilayer printed wiring board using the AddiDave method. Conventional technology A multilayer printed wiring board is produced using the Addi-Dave method by using an insulating plate whose surface is coated with an adhesive containing a plating catalyst, forming a plating resist layer on this insulating plate, and immersing it in an electroless copper plating solution. After making an inner layer wiring board, roughening the copper surface of this inner layer circuit, and forming an insulating layer and an adhesive layer, holes for through holes are formed, and an outer plating resist layer is formed. Multilayer wiring boards are made by forming electroless copper plating layers. Problems to be Solved by the Invention During the hole-drilling process in the process of manufacturing multilayer wiring boards, smear treatment is performed because epoxy smear generated during hole-drilling affects the reliability of the through-holes. Conventionally, wiring boards were immersed in a KMnO 4 solution, but the adhesive layer eroded and the peel strength of the electroless copper-plated conductor layer was lower than that of other multilayer wiring boards.
It has dropped by 30%. This is because the KMnO 4 solution decomposes the NBR contained in the adhesive, epoxy resin components, and some aliphatic systems, and hydrophilic groups such as nitrile groups and carbonyl groups decrease on the surface of the adhesive layer. This is because the adhesion with the copper deposited with the electroless copper plating solution decreases. Furthermore, when using a CrO 3 -based treatment solution, in addition to electroless copper plating treatment, the surface of the adhesive layer is roughened with a strong acid in order to improve the physical properties of copper.
Unlike when KMnO 4 is used, the adhesive layer is not immersed, but the surface roughening treatment takes a long time, and the inner layer copper etch-backs. Means for Solving the Problems The present invention is a method for manufacturing a multilayer wiring board in which the physical properties of copper deposited on the wiring board are improved using an electroless plating solution.
KMnO 4 and CrO 3 solutions are used in combination. Example Using an insulating plate coated with a plating catalyst-containing adhesive on the surface, a plating resist layer was formed on the insulating plate, and the inner layer wiring board was prepared by immersing it in an electroless plating solution.
After roughening the copper surface of this inner layer circuit and sequentially laminating an insulating layer and an adhesive layer, holes were made and smear treatment liquids were prepared using Table 1 (KMnO 4 ) and Table 2 (CrO).
After performing smear treatment in the order of Table 1 and Table 2,
After surface roughening treatment, it was immersed in an electroless plating solution to form an outer layer circuit to produce a multilayer wiring board and compare the results.

【表】【table】

【表】 表1において、KMnO4の濃度が配合値より高
くすると接着剤への浸食が大きくスミアが除去さ
れる前に接着剤が薄くなつてピール強さが低下
し、濃度を配合値より低くするとスミアが完全に
除去されないことがわかつた。又表2のCrO3
液の場合には配合値より濃度を低くするとスミア
が完全に除去されないことがわかつた。 次に表3に単独でKMnO4(番号1)及びCrO3
(番号2)溶液を用いる場合と、このKMnO4
CrO3(番号3)との溶液に順次処理した場合の条
件を示す。
[Table] In Table 1, when the concentration of KMnO 4 is higher than the blended value, the adhesive becomes more eroded and the adhesive becomes thinner before the smear is removed, reducing the peel strength. It was then discovered that the smear was not completely removed. Furthermore, in the case of the CrO 3 solution shown in Table 2, it was found that when the concentration was lower than the blended value, the smear was not completely removed. Next, Table 3 shows KMnO 4 (number 1) and CrO 3 alone.
(No. 2) When using a solution and this KMnO 4
The conditions are shown when the solution is sequentially treated with CrO 3 (number 3).

【表】 この表3で、番号3で示すスミア処理溶液の処
理順序をCrO3→KMnO4と逆にすると、銅箔のピ
ール不良が発生し易いことがわかつた。 この表3の条件で製作した配線板の特性を表4
に示す。
[Table] In Table 3, it was found that if the treatment order of the smear treatment solution indicated by number 3 was reversed from CrO 3 to KMnO 4 , poor peeling of the copper foil was likely to occur. Table 4 shows the characteristics of the wiring board manufactured under the conditions shown in Table 3.
Shown below.

【表】 発明の効果 本発明は配線板にスルーホール用の穴明けを行
つた際のスミアー処理に際し、スミアー処理液と
してKMnO4を用い、続いてCrO3のスミアー処理
液に浸漬することにより、ピール強度、半田耐熱
性及び内層銅のエツチバツク量の総合的な特性を
向上することができた。
[Table] Effects of the Invention The present invention uses KMnO 4 as a smear treatment liquid when performing a smear treatment when drilling holes for through holes in a wiring board, and then immerses it in a CrO 3 smear treatment liquid. It was possible to improve the overall characteristics of peel strength, soldering heat resistance, and etchback amount of the inner layer copper.

Claims (1)

【特許請求の範囲】[Claims] 1 めつき触媒入り接着剤が塗布された絶縁板を
用い、この絶縁板上にめつきレジスト層を形成
し、無電解めつき液に浸漬して回路を形成した内
層配線板を設け、この内層回路の表面に絶縁層、
接着剤層を順次積層形成した後、穴明けを行い、
スミアー処理を行う際スミアー処理液として
KMnO4溶液に浸漬し、続いてCrO3溶液に浸漬
し、無電解めつき液に浸漬し外層回路を形成する
多層印刷板の製造方法。
1 Using an insulating plate coated with an adhesive containing a plating catalyst, a plating resist layer is formed on this insulating plate, an inner layer wiring board is provided on which a circuit is formed by immersing it in an electroless plating solution, and this inner layer is coated with a plating resist layer. Insulating layer on the surface of the circuit,
After sequentially laminating adhesive layers, holes are drilled.
As a smear treatment liquid when performing smear treatment
A method for producing a multilayer printing plate by immersing it in a KMnO 4 solution, followed by immersion in a CrO 3 solution, and then immersing it in an electroless plating solution to form an outer layer circuit.
JP18448885A 1985-08-22 1985-08-22 TASOHAISENBANNOSEIZOHOHO Expired - Lifetime JPH0237118B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18448885A JPH0237118B2 (en) 1985-08-22 1985-08-22 TASOHAISENBANNOSEIZOHOHO

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18448885A JPH0237118B2 (en) 1985-08-22 1985-08-22 TASOHAISENBANNOSEIZOHOHO

Publications (2)

Publication Number Publication Date
JPS6245097A JPS6245097A (en) 1987-02-27
JPH0237118B2 true JPH0237118B2 (en) 1990-08-22

Family

ID=16154050

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18448885A Expired - Lifetime JPH0237118B2 (en) 1985-08-22 1985-08-22 TASOHAISENBANNOSEIZOHOHO

Country Status (1)

Country Link
JP (1) JPH0237118B2 (en)

Also Published As

Publication number Publication date
JPS6245097A (en) 1987-02-27

Similar Documents

Publication Publication Date Title
US6571467B2 (en) Method for producing a doublesided wiring board
JPS63168077A (en) Manufacture of printed wiring board
JPH02238942A (en) Improvement of adhesive property between copper foil and resin
JPH0237118B2 (en) TASOHAISENBANNOSEIZOHOHO
JP2000151096A (en) Manufacturing method of printed wiring board
JPH0573359B2 (en)
JP2000036662A (en) Manufacture of build-up multilayer interconnection board
JPS586319B2 (en) Manufacturing method of printed wiring board
JPH0141276B2 (en)
JPH02238696A (en) Method of improving adhesion between copper foil and resin
JPS62128596A (en) Manufacture of rigid multilayer printed circuit substrate
JP2926996B2 (en) Plating solution composition for sulfol plating
JPH0239115B2 (en) TASOHAISENBANNOSEIZOHOHO
JPS62109398A (en) Manufacture of multilayer circuit board
JPH0239113B2 (en) TASOHAISENBANNOSEIZOHOHO
JPH04118992A (en) Manufacture of printed circuit board
JPH0664092A (en) Manufacture of copper-plated laminated plate
JPS6178196A (en) Manufacture of printed circuit board
JPH05308191A (en) Surface treatment method of inner-layer circuit board for multilayer printed wiring board
JP2002353582A (en) Resin-attached metal foil, multilayer printed wiring board, and manufacturing method therefor
JPH10126057A (en) Manufacture of multilayer interconnection board
JPH0634443B2 (en) Method for manufacturing printed wiring board
JPH0239111B2 (en) TASOHAISENBANNOSEIZOHOHO
JPS62252993A (en) Manufacture of multilayer interconnection board
JPH0239110B2 (en) TASOHAISENBANNOSEIZOHOHO